Signals index page 2

Signals

Signals index

data : adv7185init : reg

Connects down to:

data : display_16hex : reg
data : i2c : input

Connects up to:

adv7185init:i2c:data

data : ntsc_to_zbt : reg
data_in : display_16hex : input

Connects up to:

zbt_6111_sample:hexdisp1:dispdata

data_valid : ntsc_decode : output

Connects up to:

zbt_6111_sample:decode:dv

daughtercard : zbt_6111_sample : inout
din : ntsc_to_zbt : input

Connects up to:

zbt_6111_sample:n2z:ycrcb

dispdata : zbt_6111_sample : reg

Connects down to:

display_16hex:hexdisp1:data_in

disp_blank : display_16hex : output

Connects up to:

zbt_6111_sample:hexdisp1:disp_blank

disp_blank : zbt_6111_sample : output

Connects down to:

display_16hex:hexdisp1:disp_blank

disp_ce_b : display_16hex : output reg

Connects up to:

zbt_6111_sample:hexdisp1:disp_ce_b

disp_ce_b : zbt_6111_sample : output

Connects down to:

display_16hex:hexdisp1:disp_ce_b

disp_clock : display_16hex : output

Connects up to:

zbt_6111_sample:hexdisp1:disp_clock

disp_clock : zbt_6111_sample : output

Connects down to:

display_16hex:hexdisp1:disp_clock

disp_data_in : zbt_6111_sample : input
disp_data_out : display_16hex : output reg

Connects up to:

zbt_6111_sample:hexdisp1:disp_data_out

disp_data_out : zbt_6111_sample : output

Connects down to:

display_16hex:hexdisp1:disp_data_out

disp_reset_b : display_16hex : output reg

Connects up to:

zbt_6111_sample:hexdisp1:disp_reset_b

disp_reset_b : zbt_6111_sample : output

Connects down to:

display_16hex:hexdisp1:disp_reset_b

disp_rs : display_16hex : output reg

Connects up to:

zbt_6111_sample:hexdisp1:disp_rs

disp_rs : zbt_6111_sample : output

Connects down to:

display_16hex:hexdisp1:disp_rs

dots : display_16hex : reg
dot_index : display_16hex : reg
dreset : display_16hex : wire
dv : ntsc_to_zbt : input

Connects up to:

zbt_6111_sample:n2z:dv

dv : zbt_6111_sample : wire

Connects down to:

ntsc_decode:decode:data_valid , ntsc_to_zbt:n2z:dv

eo : ntsc_to_zbt : reg
even_odd : ntsc_to_zbt : reg

f : ntsc_decode : output reg

Connects up to:

zbt_6111_sample:decode:fvh

flash_address : zbt_6111_sample : output
flash_byte_b : zbt_6111_sample : output
flash_ce_b : zbt_6111_sample : output
flash_data : zbt_6111_sample : inout
flash_oe_b : zbt_6111_sample : output
flash_reset_b : zbt_6111_sample : output
flash_sts : zbt_6111_sample : input
flash_we_b : zbt_6111_sample : output
frame : ntsc_to_zbt : wire
frame_edge : ntsc_to_zbt : wire
fvh : ntsc_to_zbt : input

Connects up to:

zbt_6111_sample:n2z:fvh

fvh : zbt_6111_sample : wire

Connects down to:

ntsc_decode:decode:f , ntsc_decode:decode:v , ntsc_decode:decode:h , ntsc_to_zbt:n2z:fvh

h : ntsc_decode : output

Connects up to:

zbt_6111_sample:decode:fvh

hblank : xvga : reg
hblankon : xvga : wire
hc4 : vram_display : wire
hcount : vram_display : input

Connects up to:

zbt_6111_sample:vd1:hcount

hcount : xvga : output reg

Connects up to:

zbt_6111_sample:xvga1:hcount

hcount : zbt_6111_sample : wire

Connects down to:

xvga:xvga1:hcount , vram_display:vd1:hcount

hreset : xvga : wire
hs : zbt_6111_sample : wire

Connects down to:

hsync : xvga : output reg

Connects up to:

zbt_6111_sample:xvga1:hsync

hsync : zbt_6111_sample : wire

Connects down to:

xvga:xvga1:hsync , delayN:dn1:in

hsyncoff : xvga : wire
hsyncon : xvga : wire

Signals

This page:

Created:

Thu Dec 8 21:40:00 2005

Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).

Help