Goal of project ü Use Cilk to implement FIR filter in parallel ü Compare with the processes of DSP kit (pipeline) and the process of FPGA (Field Programmable Gate Array) (also parallel).