§Goal of project
üUse Cilk to implement FIR filter in parallel
üCompare with the processes of DSP kit (pipeline) and the process of FPGA (Field Programmable Gate Array) (also parallel).
ü