

# LECTURE 20

# FUTURE TRENDS

JOEL EMER AND DANIEL SANCHEZ




6.888 PARALLEL AND HETEROGENEOUS COMPUTER ARCHITECTURE  
SPRING 2013



Massachusetts Institute of Technology



# Pin Bandwidth Scaling




Copyright © 2007 by Ahmed Farag devereux.com

[TU Berlin]

- ▶ Cannot feed cores with data fast enough to keep them busy

# Dense Off-Chip Coupling




- Dense optical fiber array [Lee, OSA/OFC/NFOEC 2010]
- $\sim 3.8 \text{ dB}$  loss,  $8 \text{ Tbps/mm}$  demonstrated
- Misalignment within  $<0.7 \mu\text{m}, 0.4 \mu\text{m}, 0.7 \mu\text{m}>$   $\rightarrow$  loss  $<1 \text{ dB}$

→ Loss comparable to optical proximity couplers

# Nanophotonic Components


---



Selective: couple optical energy of a specific wavelength

# Modulators/Injectors/Detectors


5



[Corona]

# Modulation and Detection


---



16 - 64 wavelengths DWDM  
5 - 20 $\mu$ m waveguide pitch  
10Gbps per link

→ 8 Tbps/mm bandwidth density or more !!!

# SWMR vs. MWSR Crossbar



## Single-Writer Multiple-Reader

Broadcast bus

All receivers always read

On-rings  $\rightarrow$  optical loss

High laser power


## Multiple-Writer Single-Reader

Only one receiver reads

Only one ring is on  $\rightarrow$  low loss


Low laser power

Needs arbitration




# Multi-channel communications

8




# Token-based arbitration

9





# Corona Layout

10



# TSV packages


11



[Corona]

# Corona Normalized Speedup


12



[Corona]


# Corona Achieved Bandwidth

13



# Corona On-chip Network Power


14



[Corona]

# Device Taxonomy


15



[Beyond CMOS]

# Spin Torque Majority Gate

16






[Beyond CMOS]

6.888 Spring 2013 - Sanchez and Emer – L20

# Interfaces Types

17



[Beyond CMOS]


# Device Characteristics

18

Device name	acronym	input(s)	control	int. state	output
Si MOSFET high perf.	CMOS HP	V	Vg	Q	V
Si MOSFET low power	CMOS LP	V	Vg	Q	V
III-V tunneling FET	IIIvTFET	V	Vg	R	V
Heterojunction TFET	HJTFET	V	Vg	R	V
Graphene nanoribbon TFET	gnrFTET	V	Vg	R	V
Graphene pn-junction	GpnJ	V	Vg	R	V
Bilayer pseudospin FET	BisFET	V	Vg	BC	V
SpinFET (Sughara-Tanaka)	SpinFET	V	Vg, Vm	Q, M	V
Spin torque domain wall	STT/DW	I	V	M	I
Spin torque majority gate	STMG	M	V	M	M
Spin torque triad	STTtriad	I	V	M	I
Spin torque oscillator	STO	I	V	M	I
all spin logic device	ASLD	M	V	M	M
spin wave device	SWD	M	I or V	M	M
nanomagnetic logic	NML	M	B or V	M	M

# Energy vs Delay – 32-bit adder


19



[Beyond CMOS]

# Throughput vs Power – 32-bit adder

20



# Summary

21

device name	Area	Delay	Energy	Power	Throughput	Thr@<10W/cm <sup>2</sup>
units	μm <sup>2</sup>	ps	fJ	W/ cm <sup>2</sup>	Pops/s/ cm <sup>2</sup>	Pops/s/ cm <sup>2</sup>
CMOS HP	40.8	84	2.48	71.8	29.00	4.04
CMOS LP	40.8	31331	0.42	0.0	0.08	0.08
IIIvTFET	54.4	1378	0.15	0.2	1.33	1.33
HJTFET	54.4	461	0.33	1.3	3.98	3.98
gnrTFET	54.4	861	0.04	0.1	2.13	2.13
GpnJ	26.2	143	10.03	268.0	26.73	1.00
SpinFET	40.8	282	3.20	27.8	8.68	3.13
STT/DW	6.8	112820	50	6.5	0.13	0.13
STMG	5.9	38094	0.40	0.2	0.44	0.44
STTriad	17.7	228580	3.64	0.1	0.02	0.02
STOlogic	5.9	69760	51	12.3	0.24	0.20
ASLD	3.9	52522	20.78	10.0	0.48	0.48
SWD	2.0	12404	0.13	0.5	4.10	4.10
NML	11.8	57600	3.47	0.5	0.15	0.15