## **Phantom Sight Reader**

#### **Abstract**

Phantom Sight Reader converts sheet music to audio output. It captures an image of the sheet music from an external camera, detects the notes, and finally synthesizes the audio. It is comprised of three components: image capture and video display, note recognition, and audio generation. Image capture involves interfacing the external camera with the FPGA and capturing a still image to memory. The video display is the user interface that allows the user to interact with the Phantom Sight Reader by telling it to play notes or allowing selection of different instruments. Note recognition involves determining the location of the staff and then identifying whole notes, half notes, and quarter notes along with their position on the treble clef in one octave. Audio synthesis entails generating and combining sinusoidal tones so that they emulate the sound of real instruments. The final goal of this project was to read sheet music and produce instrument sounds corresponding to the notes.

Lance Collins
Jing Han
Dilini Warnakulasuriyarachc

**December 10, 2008** 

## **Table of Contents**

		page
Pro	oject Overview	06
Vi	deo Display Unit	07
0	Module Descriptions	
	■ NTSC Decoder Block & Filter	08
	Orientation Box	09
	■ Frequency Display Box	09
	■ Underline	09
	Mouse Pointer	10
	■ PLAY, PAUSE, and STOP Buttons	10
	■ Instrument Selector Buttons	11
	■ Volume Control Slider	11
0	Testing and Debugging: Video Display	12
0	Further Enhancements: Video Display	13
Ov	verview: Note Decoder	14
0	Detailed Description of Note Decoder	15
	■ The BRAM filter module	16
	■ The Staff Finder module	17
	■ The Staff Display module	18
	■ The Note Finder module	18
	■ Scan Local Module	19
	■ The Count Space module	20
	■ Find Note State	20
	■ Beat Finder Module	21
	■ The Minor FSM module	22

		page
	■ BRAM Decision module	22
	■ Note BRAM module	24
	Testing & Debugging: Note Decoder	25
	o Further Enhancements: Note Decoder	27
•	Audio Generator	28
	Overview and Background	29
	■ Audio Synthesis	29
	• AC97	29
	Sine Wave Generation	29
	Amplitude Modulation	30
	Detailed Description: Audio Generator	31
	■ Audio Synthesizer	31
	■ Tone Selector	31
	■ Sine Wave Generation	31
	Tone Parameters	31
	Theta Memory	32
	Sine Calculator	32
	■ Timbre	32
	Timbre Transformer	32
	Instrument Generator	32
	Harmonic Parameters	33
	ADSR Parameters	33
	Note State RAM	33
	ADSR Scale Generator	33

		page
	Harmonic Scale Generator	34
	Note Scaler	34
	■ Playback	34
	Key Press Memory	34
	Sheet Player	34
	Event Player	35
	o Testing and Debugging: Audio Generator	35
	o Further Enhancements: Audio Generator	38
•	Integration of individual design components	38
•	Testing & debugging the overall system.	39
•	Conclusion	40
•	References.	41
•	Appendix	42

# **List of Figures:**

		Page
O	Figure 1: System Block Diagram	06
O	Figure 2: Image of complete video display and note detection units	07
O	Figure 3: Image of the staff	08
O	Figure 4: Frequency display box	09
O	Figure 5: FSM showing state transitions for PLAY, PAUSE, and STOP	10
O	Figure 6: PLAY, PAUSE, and STOP buttons, & instrument selector buttons	11
O	Figure 7: Volume slider with mouse pointer	12
O	Figure 8: Block Diagram of the Note Detection module	15
O	Figure 9 : The BRAM filter process.	16
O	Figure 10: The FSM of the Note Finder Module	18
O	Figure 11: The Staff Coordinates	19
O	Figure 12: The Count Space module	20
O	Figure 13: Noted on a staff	21
O	Figure 14: Minor FSM	22
O	Figure 15: The BRAM Decision FSM	23
O	Figure 16: Final note information.	24
O	Figure 17: Audio Synthesizer Block Diagram	28
O	Figure 18: Integration signals displayed on the analyzer	40

## **Project Overview**

The purpose of Phantom Sight Reader is to play sheet music as if it were playing from a real instrument (piano, violin, flute, or cello). The project allows some simple sheet music to be printed out and played back. The user can play, pause or stop using the user interface in addition to selecting an instrument and changing the volume. The project is divided into three high level modules that control a particular area of functionality: Video Display and Filter, Note Decoder and Master FSM, and the Audio Synthesizer.

The Video Display allows for user input and outputs the note played to the user by underlining the note in the captured image and by showing it on a frequency chart. The Filter converts the image into a strictly black and white pixel format. This filtered format is taken in by the Note Decoder to recognize staffs and notes. The Master FSM orchestrates the process of decoding and enabling playback. The Audio Synthesizer contains all the logic for generating audio for the different instruments and playing back note data. The Block Diagram of the design project is given under figure 1 below.




Figure 1: System Block Diagram

## Video Display Unit

(by Jing Han)

The Video Display Unit provides an intuitive user interface. Functionalities include: a camera interface that displays the staff, including a grayscale-to-B&W filter that allows for easy detection of the staff and notes; the Orientation Box, which indicates to the user an optimal region in which to place the staff; the Underline, which will indicate on the staff which note is being played in real time; the Frequency Display Box, which displays the frequency of the note being played in real time; a mouse to allow user interaction; PLAY, PAUSE and STOP buttons, which allow the user to control the music being played; the Instrument Selector, which lets the user select which instrument to play; and the Volume Control Slider, which allows the user to adjust the volume.




Figure 2: Image of complete video display and note detection units.

## **Module Descriptions**

#### NTSC Decoder Block & Filter

The NTSC decoder blocks consist of several modified pre-written modules [1]. The video\_decoder.v file, which consists of the ntsc\_decode module, the adv7185init module, and the i2c module, grabs 10-bit YCrCb data from camera. The ntsc2zbt.v file consists of the ntsc\_to\_zbt module, which stores 8 bits of Y (luminance) value, in grayscale to each ZBT location.

The filter is implemented by modifying the ntsc\_to\_zbt module (Figure 3). Its function is to convert the grayscale pixels output from ntsc\_to\_zbt into black and white pixels. A control switch, switch[5], turns the filter on or off. A user-adjustable threshold determines the value (between 0 and 256) at which a pixel is discriminated, i.e., if the threshold value is 170, pixels whose value is greater than 170 will be converted to black, and those less than or equal to 170 will be converted to white. A counter is created so that the threshold value increments or decrements every 1/10 of a second by pushing the up or down button on the labkit. An 8-bit Y value (now either all 0 or all 1) will then be sent to the display and also to the ZBT for further processing. The code that stores data to ZBT was borrowed from a sample module from Fall 2005 [2].

Since the data will be easier to process if the image is frozen, a switch (switch[6]) is implemented to freeze the data on the ZBT. This is done simply by stopping the write enable signal (ntsc we) when switch[6] is on.




Figure 3: Image of the staff with two whole notes before filtering (left), and after filtering (right). Both images show the Orientation Box (thin black lines surrounding the staff), and the figure on the right shows the Underline (thick black line under the first note).

#### **Orientation Box**

A box is drawn on the image display to indicate where the staff lines should manually be placed in front of the camera to ensure optimal positioning for image capturing (Figure 3). The size and location of the box were found by guess and check.

### **Frequency Display Box**

The frequency display module displays the frequency of the note being played in real time (Figure 4). The x-axis displays frequencies in the range 330Hz to 660Hz (notes F through E on the treble clef), where the width of each pixel corresponds to one frequency. The height of the frequency bar is fixed. A look-up-table (LUT) is used to match the note being played with its corresponding dominant frequency (i.e., the harmonics are not displayed). Depending on which address it is currently reading from, the corresponding frequency at that address will be displayed.



Figure 4: Frequency display box displaying 350Hz, corresponding to F on the treble clef.

#### **Underline**

A thick black line underlines the note being played on the staff in real time (Figure 3). This capability receives a start\_hent value (the heount value where note recognition begins) and an underline\_width value (the width of the region the note recognition unit is evaluating) from the note recognition unit, which determines where the width of the underline and where it starts. Then, the underline will move according to the address sent by the music playing unit corresponding to the note being played.

#### **Mouse Pointer**

A mouse pointer is implemented as a small box sprite that allows the user to intuitively interact with the prototype [3].

### PLAY, PAUSE, and STOP Buttons

Three buttons that enable the play, pause, and stop functionalities are implemented (Figure 6). Each is a one bit signal that controls the music player unit. The strings PLAY, PAUSE, and STOP are displayed within the regions allocated for the corresponding buttons using sample code from Fall 2005 [4]. The state is determined when the mouse is clicked in the region of the corresponding button. A simple finite state machine (FSM) is used to control the state transitions (Figure 5).




Figure 5: FSM showing state transitions for PLAY, PAUSE, and STOP.



Figure 6: PLAY, PAUSE, and STOP buttons, as well as instrument selector buttons.

#### **Instrument Selector Buttons**

Four buttons allow the user to select which instrument to play (Figure 6). The current prototype includes the piano, violin, cello and flute. The strings PIANO, VIOLIN, CELLO and FLUTE are displayed within the regions allocated for the corresponding buttons using sample code from Fall 2005 [4]. The desired instrument is selected when the mouse is clicked in the region of the corresponding button. The music player unit receives a 2-bit signal that indicates which instrument is selected.

#### **Volume Control Slider**

A volume slider allows the user to intuitively adjust the volume by dragging the slider up or down using the mouse (Figure 7). The slider bar is a sprite that changes location according to where the mouse drags it. A formula was used to convert the pixel values to the corresponding volume:

```
temp_value <= 736-top_of_slider;
volume <= temp_value [6:2];
```

Where temp\_value is 8 bits wide (about the number of bits required to designate a vocunt value), and volume is 5 bits wide. 736 is the vocunt of the bottom (maximum vocunt) of the slider box. Eliminating the last two bits of temp\_value (by only taking [6:2] of temp\_value)has the effect of dividing by four and rounding down, which eliminates the potential issue of non-integer results

when dividing. The volume slider box is 121 pixels tall. Volume has a range of 0-31, and 121/4=30 when rounded down. Thus, by dividing the pixel number by 4, we can convert pixel value to volume.




Figure 7: 1) Volume slider with mouse off to the side, and 2) mouse moving slider.

## Testing and Debugging: Video Display

#### **NTSC Decoder Block**

The threshold adjuster was tested by displaying the threshold value on the 64-bit hex display on the labkit. The filter is tested by seeing the image output on the display.

## **Frequency Display Box**

Intially, the frequency display module was tested by hard wiring the frequency values. Upon integration, it was tested by seeing whether the frequency bar changes to the correct frequency corresponding to the note being played.

#### **Underline**

Initially, assuming the signal enabling the underline to move would be a pulse sent from the music playing unit, the underline capability was tested by simulating the pulse using a button push and seeing the underline move as the notes are played. A counter was created to cause the underline bar to move every second. In the actual integration, the address of the note being played, passed from the music playing unit, is used to determine the location of the underline.

#### **Mouse Pointer**

The cursor box representing the mouse is displayed on the monitor. The occurrence of a button click is indicated by the lighting of an LED.

## PLAY, PAUSE, and STOP Buttons

The state of the FSM is displayed on the hex display, and the signals being sent are displayed on the LEDs.

#### **Instrument Selector Buttons**

To verify the correct instrument value was sent, the 2-bit signal value was displayed on the hex display.

#### **Volume Control Slider**

The unit was tested in two phases: first visually, then combining with audio. The volume slider must travel smoothly up and down as well as stop at the top and bottom of the slider box. Audio modules from Lab 4 [5] were used to test the volume control using a 750Hz tone.

## Further Enhancements: Video Display

The frequency display box could be further developed into a frequency analyzer that displays all the harmonic frequencies being played at any given time along with their corresponding amplitudes. In addition to its purpose of visual gratification, it can serve as a useful debug tool for the music player unit.

## **Overview: Note Decoder**

#### (Dilini Warnakulasuriyarachchi)

Once an image is captured by the NTSC camera and stored in the ZBT, the next step in the design project is to identify the notes on the music staff. This process is called Note Detection. In the Note Detection process there are three main sub categories: staff detection, note identification and the beat detection. Staff detection is important because before a note can be identified, we need to locate the staff on the captured image. Once we know the location of the staff we can narrow our analysis of the image to that particular region. We perform further analysis to identify the note. Then we will identify the beat of each note on the staff before data is sent to the audio generation module designed by Lance Collins. Each module under the staff detection, note detection and beat detection process is described in detail below. A block diagram of this part of the project is given under figure 8.




Figure 8: Block Diagram of the Note Detection module

## **Detailed Description of Note Decoder**

The first module that is used to interact with the ZBT is the BRAM Filter Module. After the data in the ZBT is filtered by this module the Note Decoder will no longer interact with the ZBT. It will access the BRAM where the filtered version of the image is stored. The Note Decoder contains Minor FSM module which controls the Staff Finder Module, the Note Finder Module and the Beat Finder module. Under the Staff Finder module the Staff Display module can be found. This module is used for debugging purposes. Under the Note Finder Module, the Count Space module and Scan Local module is utilized to evaluate the black pixels in the captured image. The Note BRAM Module and the BRAM Decision Module was created to ease the access of the BRAM. The following paragraphs contain a detailed description of each of these modules under the Note Decoder.

#### The BRAM filter module

The image stored in the ZBT is the image captured from the NTSC camera. Therefore due to various lighting conditions and the quality of the camera, there can be various pixel errors in the image. To correct such pixel errors, a filter is required before the image is further processed. The ZBT stores data 8-bits per pixel. Once the image is filtered this 8-bit data will be converted to a 1-bit value which will take "1" if the pixel color is white or "0" if the pixel color is black. Since we only store 713 X 500 pixels, a Block Random Access Memory (BRAM) was used to store the filtered output. The memory was created using CoreGen and Architecture Wizard available in the Xlinx software package. It is a single port block memory with a width of 1-bit and a depth of  $2^1$ . The logic behind the BRAM filter is explained below;

Two sets of errors can occur during image capturing. **Throf**irst error occurs when there is a black pixel surrounded by a white space (white pixels). For example in a music sheet, space between two staff lines is white. However due to lighting conditions there can be few black pixels in this region. The second error occurs when there are white pixels in a region which should contain only black pixels. For instance a white pixel might occur on a staff line which must be black. To correct these two errors the BRAM filter was programmed in a manner that it allows a pixel color to change only if the two proceeding pixels are of the same color. This logic is able to correct the above errors even if two white/black pixels are situated next to each other in a region which should be black/white. The following image in Figure 9 will explain this program graphically.




Figure 9: The BRAM filter process

As shown in the diagram above the first row of pixels contains two white pixels in a staff line. The filter will change these two white pixels into black pixels because the previous two pixels were black. As shown in the figure above the filter shift the original image to the right by two pixels since it only allows a pixel to change its color if the to proceeding pixels are of the same color.

### The Staff Finder module

The goal of this module is to identify where the staff is located on the captured image. The Staff Finder module will identify the horizontal pixel count (hcount) and the vertical pixel count (vcount) of the start of a staff and also the start of the second, third fourth and fifth staff lines. The program for this module performs this task by scanning the image row-wise and identifying a line when it encounters 150 continuous black pixels in a row. It identifies a white row when it encounters 150 white pixels continuously in a row. The program is explained in detail below:

There are several counters in the program. They are: 1) the line counter, which keeps track of the number of lines found, 2) the white pixel counter, which keeps track of the number of white pixels encountered in a row, and 3) the black pixel counter, which keeps track of the number of black pixels encountered in a row. Another important register is also used which is named the flag. The flag register keeps track of the beginning and end of a single staff line. This is required because the single staff line can be several pixels wide. The flag is raised when the first row of black pixels are encountered. Then the line counter is incremented by one. The program will disregard the next set of black rows it identifies until it encounters a white row. Then the flag is set to 0. The program continues to scan the image row-wise until it encounters the next black row. The flag is raised once again and the line counter is incremented by one. This recursive process continues until the line counter reaches the value 5.

The vocunt and hount of the start of each staff line are identified by noting the location of the first black pixel encountered in a row when all the proceeding pixels were white. The program identifies the first black pixels by checking whether the pixel color is black and if so it checks whether the black pixel counter is zero. If it is zero then it determines that the current pixel is the first black pixel in that particular row. However there still can be image errors even after filtering the image stored in the ZBT. To ensure that the black pixel the program encountered is not due to such an error, the vocunt and hount of the current pixel is noted in temporary registers. Once the line counter is incremented the data stored in the temporary registers are moved to permanent registers.

The Staff Finder module needs to interact with the BRAM to obtain the pixel values. Therefore this module will generate the BRAM address of each memory location as the image is scanned row-wise. The formula used to calculate the memory address is given below.

Formula 1

The image from the camera is displayed on the screen with resolution 1024 X 768. However the image is not displayed on the entire screen. It is limited to a window sized 713 X 500, starting at the pixel hount 44 and vocunt 64. The BRAM address however starts at 0 and increments by one. Therefore the above formula was generated to access the correct BRAM

memory location based on the pixel scanned by the module. Based on the coordinates of the widow used to display the image, the XSTART is set to 44 and YSTART is set to 64. The XRANGE is 713. The hount and vocunt is set to start at 64 and 84 respectively. This was done to scan the image 20 pixels inward from its edge to overcome and edge distortions that may have occurred when the image was capture. The BRAM address starts at 0 and continues up to 357,713.

### The Staff Display module

This module was created to ensure that the Staff Finder module functions correctly. The inputs into this module are the hount and vocunt of the start and of the staff. The Staff Display module uses this information and displays on the screen the identified region. If the Staff Finder module provides the correct information the staff is displayed on the screen. The Staff Display module functions as follows;

The module checks if the current pixel hount and vocunt on the screen is within the start and end coordinates of the staff. If it is, the pixel value of the current pixel is obtained from the BRAM and sent to the display module. The BRAM memory address is calculated once again according to the formula 1 given above.

#### The Note Finder module

The Note Finder module's goal is to identify the notes on a staff. This module functions as a Finite State Machine (FSM) with four states. The diagram of the FSM is shown below under figure 10.




Figure 10: The FSM of the Note Finder Module

As shown above in figure 10, the FSM comprises of four states. At power on the initial state is the INACTIVE state. Once the note\_enable signal is set to "1" the state transitions to the

LOCAL SCAN state. This state enables the Scan Local module which identifies where the staff lines are situated local to the notes. Once the local\_scan\_done signal is enabled the state transitions to the SCAN SPACE state. This state will count the number of black pixels in the four spaces where a note is located. Once the cnt\_done signal is enabled by this module the next transition is to FIND NOTE state. The FIND NOTE state will compare the number of black pixels in each space and identify the note. Once this state is reached, the Note Finder module checks whether the cnt\_note counter, which contains the number of notes in a single staff is zero. If it is zero then the next state transition is to the INACTIVE state. If the cnt\_note counter is not zero, it means there are other notes to be located. Therefore the next state transition is to the LOCAL SCAN state. Each sub module under the Note Finder is explained in the subsequent sections.

#### Scan Local Module

This module's goal is to identify where the staff lines are located local to the notes. This module is slightly similar to the Staff Finder module. However, it is an important module. If we observe the image captured from the NTSC camera, we can notice that the staff lines tend to curve due to the circular nature of the camera lens. Therefore even though the Staff Finder module locates the hount and the vocunt of the start of the staff lines, towards the middle and end of the staff these coordinates may vary. To overcome this problem, the Scan Local module is introduced to identify the staff lines local to the notes based on the information given by the Staff Finder module. The logic behind this module is as follows.

The Scan Local module expects the start and the end hount values of the region where a note will be located. For instance if there are only two notes on a staff the entire window will be split into two halves and each individual half is evaluated separately. This module will start to scan the pixel colors in a vertical line starting at 10 pixels above the vocunt of the start of the staff, identified by the Staff Finder module. If the pixel color is black and a "flag" is zero the line counter is incremented by one and the vocunt is noted. This vocunt denotes the start of a staff line. If the pixel color is white and the "flag" is set to 1 then this vocunt is noted since it will be the end of the staff line. According to this program each staff line will have two vocunt values associated to it. The exaggerated diagram of a staff given below under figure 11 further explains this process. The output of this module will be 10 vocunt values associated with the five staff lines.





Figure 11: The Staff Coordinates

### The Count Space module

This module is associated with SCAN SPACE state under the Note Finder module. The purpose of this module is to count the number of black pixels in the four spaces between the staff lines identified by the Scan Local module. The program for this module functions in the manner explained below.

This module receives the vocunt values of the five staff lines from the Scan Local module. During each clock pulse, it starts to scan the image within the localized region where a note is expected to be located. It counts the number of black pixels in regions which is defined by the vocunt of the end of a line and the vacount of the beginning of the next line. Since lines can be curved due to the curved nature of the camera lens, the scanned regions is narrowed by counting the number of black pixels defined by 8 pixels inward from the vocunts. The following diagram shows this process graphically.



As seen in the figure above, Count Space ensures that the staff lines are not considered when counting the black pixels. The output of this module will be four values (pixel\_cnt1, pixel\_cnt2, pixel\_cnt3 and pixel\_cnt4) which contain the number of black pixels in the four spaces between the five staff lines.

#### **Find Note State**

This module is not a separate module. It is contained within the Note Finder module. The logic for this module is utilized when the Note Finder module reaches the FIND NOTE state. This section uses the four pixel\_cnt values given by the Count Space module to determine where a note is located. There are two possible locations a note can be on a staff. It can either be on one of the four spaces or on one of the three lines. The note can not be on either the top or bottom staff line because we placed that design constraint to help us locate the staff.

If a note is located on a space then the pixel\_cnt relating to that space will have number of black pixels and the other pixel\_cnts will contain zero values. If a note is located on a line, the two spaces upon which the note is on will have black pixel counts, and other spaces will contain zero black pixels. To identify the note, the spaces are evaluated as given below.

If the first space contains the maximum number of black pixels compared to the other three spaces, the note is on that space or on the line at the end of that space. Therefore, the number of black pixels on the first space is compared with the number of black pixels on the second space. If the number of black pixels in the first space is greater that number of black pixels in the second space plus a threshold value, then the program decides that the note is on the space instead of the line. The note is noted as "E". However, if the number of black pixels on the first space does not exceed this combined value (number of black pixels in second space plus a threshold value), the note is considered to be on the line. Then the note is noted as "D". This same process is repeated based on the space with the maximum number of black pixels. The threshold value was determined by trial and error process.

#### **Beat Finder Module**

The Beat Finder module determines the duration of a note. A note can be a whole note, a half note or a quarter note. Once the Note Finder module was fully functional the Beat Finder module was easy to implement. This module uses the black pixels counts of the fours spaces and adds them together. Then it evaluates whether the total number of black pixels are less than 200. If they are less than 200 then the beat was defined as a whole note. If the number of black pixels are between 200 and 250 the beat was defined as a half note. If the number of black pixels exceeded 250, the note was defined as a quarter note. The reasoning for this process is explained by the diagram in figure 13.




Figure 13: Noted on a staff

As seen in the figure above the whole note (semibreve) will have the minimum number of black pixels compared to the Minim and Crochet. Generally, the number of black pixels, when the

note is a whole note was below 200. The Minim will have the second highest black pixels. The Crotchet will have the maximum number of black pixels.

#### The Minor FSM module

The Minor FSM module integrates the Staff Finder module, the Note Finder module and the Beat Finder module. This FSM is comprised of four states: STAFF, NOTE, BEAT, INACTIVE. The state machine is shown in the following figure 14.




Figure 14: Minor FSM

As seen in the above diagram, the power on state is the INACTIVE state. Once the enable\_mfsm is set to "1" by the Major FSM, the state transitions to the STAFF state. This state enables the Staff Finder module. Once the Staff finder module locates the staff on the image, it sends a staff\_done signal to the Minor FSM module. Then the next transition is to the NOTE state. This state enables the Note Finder module. When a note\_done signal is received from the Note Finder module the Minor FSM module transitions to the BEAT state and enables the Beat Finder module. Once the beat\_done signal is received from the Beat Finder module the Minor FSM sends a mfsm\_done signal to the Major FSM.

#### **BRAM Decision module**

The BRAM memory is accessed several times by modules such as the Staff Finder module, the Scan Local module, and the Count Space module under the Note Finder module. Therefore, it is important to ensure that correct memory locations are accessed in these modules. The BRAM Decision module was created for this purpose. This module is also activated as a finite state

machine with 6 states: DATA\_WRITE, DISPLAY\_BRAM, TO\_STAFF, DISPLAY\_STAFF, L SCAN, and SPACE.

The power-on state is the DATA\_WRITE state. This state ensures that data stored in the ZBT are filtered via the BRAM Filter module and written into the BRAM. This is the only state where data is written into the BRAM. In all other states data is read from the BRAM. Once the state machine leaves the DATA\_WRITE state it never returns to this state unless the reset button is pressed.

From the DATA\_WRITE state there are two possible state transitions: DISPLAY\_BRAM or the TO\_STAFF state. DISPLAY\_BRAM was introduced as a debugging state to ensure the filtering was done correctly. TO\_STAFF state interacts with the Staff Finder module to locate the staff on the image. Once the staff\_done signal is enabled, the BRAM Decision module can transition to the DSIPLAY\_STAFF or the L\_SCAN state. DISPLAY\_STAFF state is another debugging state which accesses the BRAM and displays on the screen the region where the staff was identified by the Staff Finder module.

The L\_SCAN state interacts with the Scan Local module to locate the staff lines local to a note. Once the local\_scan\_done signal is enabled the next state transition is the SPACE state. This state interacts with the Count Space module to count the number of black pixels in each space. The FSM is displayed under figure 15.




Figure 15: The BRAM Decision FSM

#### Note BRAM module

This module was created to store the final note information in order to be accessed by the Audio unit. A BRAM was created to store the note information. The inputs into this module is the 16-bit note information provided by the Note Finder module and the 16-bit beat information provided by the Beat Finder module. Once the enable\_note\_bram is set to "1" by the Major FSM, the Note BRAM module is activated. A counter is used in this module to keep track of the number of notes. For instance if a staff contains four notes, the counter is set to four at the beginning. Once this module is enabled, the 16-bit note information and the 16-bit beat information is and together to produce a 16-bit note. The format of this 16-bit note is shown under figure 16.





Figure 16: Final note information

As seen in the figure above, the Note Finder module produces a 16-bit data for each note on the staff. According to the figure above, the note identified by the module is an "A". The Beat Finder module produces another 16-bit data that defines whether the note is a whole note, half note or a quarter note. The key used to differentiate the three beats is as follows:

Whole note:



Therefore in the figure \*\*\*\* the note "A" is a quarter note. The Final Note in the figure \*\*\*\* is the result the program obtained by performing the AND function between the note information and the beat information. This will be stored in the BRAM to be accessed by the Audio module. The most significant bit (MSB) and the bit before the MSB are used to indicate the final note in the staff. For instance, if the staff contains four notes, the MSB and the one before the MSB is set o "1" in the fourth note before it is stored in the BRAM.

## **Testing & Debugging: Note Decoder**

Testing and debugging of the Note Decoder section is very important to ensure that correct notes are passed into the audio module before it is played. Most of the testing and debugging for the modules under the Note Decoder section of this project was done using the hexadecimal display on the labkit and the logic analyzer. At times the data was also displayed on the computer monitor to visually verify the outputs. The testing & debugging of each module is described in detail in the subsequent paragraphs.

#### The BRAM Filter module

As explained under the BRAM Filter module this program attempts to correct pixel errors that may occur due to the lighting on the image and the camera quality. This module was debugged by displaying the filtered image on the computer monitor and comparing it with the original image stored in the ZBT. A much cleaner image was displayed on the screen as a result of this filtering.

#### The Staff Finder module

The Staff Finder module identifies where the staff is located on the sheet of paper scanned by the camera. Two methods were used to test this module. The first method was to display the start hount and vocunt of the staff as well as the number of lines recognized by this module on the hexadecimal display on the labkit where the project was prototyped.

The second method that was used to debug this module was to display the identified region on a screen by using the Staff Display module. If the Staff Finder module functions correctly, the staff is displayed on the screen.

#### The Scan Local module

The Scan Local module was tested by displaying the identified vocunts of the lines on the hexadecimal display. Then these values were compared with the values found by the Staff Finder module. If the lines identified by the Scan Local module lie within the region identified by the Staff Finder module, it was decided that the Scan Local module functions as expected.

### The Count Space module

The Count Space module was debugged by observing the pixels counts of each space on the hex display and also analyzing the vocunt and hount on the logic analyzer. For instance if the note is located on a space then pixel count for that space will contain some value and all the other pixel counts will be zero.

#### The Note Finder module

The Scan Local module and the Count Space module fall under the Note Finder module. Therefore, when the Scan Local module and Count Space modules were tested the Note Finder module was also partially tested. The section that was not tested was determining the note. Therefore the output of this module which is the note was displayed on the hexadecimal display to test the accuracy of this decision making.

#### The Beat Finder module

The Beat Finder module determines the beat of the identified module. It was convenient to test this module by simply displaying the identified beat on the hexadecimal display.

#### The Note BRAM module

The Note BRAM module was used to store the final notes in a BRAM to be accessed by the Audio module. This module was also tested by displaying the address of the BRAM and the data from the BRAM on the hexadecimal display.

#### The Minor FSM

As described in the previous pages the Minor FSM integrates the Staff Finder module, the Note Finder module and the Beat Finder module. Therefore this module was tested by ensuring that all the three sub modules function as expected after being integrated together.

## **Further Enhancements: Note Decoder**

Due to the time constraints, the Note Decoder section of this design project was successfully implemented to identify two whole notes on a single staff. However this functionality can be further improved to identify the half notes and the quarter notes and also to identify multiple staffs as well as multiple notes.

The current Minor FSM assumes that there is only a single staff on the scanned sheet. Therefore after it receives a beat\_done signal from the Beat Finder module it remains in INACTIVE state without activating the STAFF state once again. By changing the Minor FSM to run the current process repeatedly according to the number of staffs on a sheet (re-enable the Staff Finder module), multiple staff recognition is possible.

Identifying the half notes and the quarter notes can be performed by changing the Note Finder module. After the pixel counts of each space is provided, the threshold values for determining whether it is F, G, A, B,C, D or an E needs to be adjusted to accommodate the range of black pixels that are counted for a half note and a quarter note. Furthermore, the Beat Finder module can be changed to recognize whether it is a half note or a quarter note by changing it threshold values as well.

Identifying multiple notes is slightly difficult due the quality of the camera. To have multiple notes on a single staff, the staff lines need to be long. This increases degree of curving of these lines due to the camera's circular lens. To overcome this problem the Scan Local module and the Count Space module needs to be more robust and more flexible as it progresses along the staff.

## **Audio Generator:**

### (by Lance Collins)

The Audio Generator is responsible for synthesizing the audio for a given piece of sheet music. This module is capable of synthesizing sounds for four different instruments with every note from eight octaves. Various playback options including playing, pausing, and stopping (on play, restart from the beginning) are supported by the audio generator. These options are selected in the user interface and signaled to the audio generator which then implements these behaviors.




Figure 17: Audio Synthesizer Block Diagram

## Overview and Background

The Audio Generator functionality can be divided into two discrete areas: playback and audio synthesis. Playback entails transforming the input to the Audio Generator into key press events that can be used to synthesize the audio.

### **Audio Synthesis:**

Audio output is synthesized by combining sine waves to form the desired sound. For a given instrument, a note is composed of many different sinusoids known as harmonics. The frequency of each harmonic is an integer multiple of what is known as the first harmonic or fundamental. Each instrument has particular characteristics of their sound known as the timbre. The timbre is what allows us to distinguish between a violin and a piano. One factor that constitutes an instrument's timbre is the relative amplitudes for each harmonic. The timbre for each instrument is also determined by the variance of the amplitude over time as a particular note is pressed or released. In general, the variance of the amplitude for an instrument is very complex, but it is often simplified into a model known as the ADSR (Attack Decay Sustain Release) envelope which is explained in section 3.1.1.3.

#### 1. AC97

The AC97 transforms the binary audio data into an audio signal output to the headphone jack. It generates 48000 ready pulses per second. The ready pulse tells the Audio Synthesizer that the AC97 is ready to receive new audio data. Given that the Audio Synthesizer runs on a 27Mhz clock, the Audio Synthesizer has  $\sim$ 562 clock cycles to perform computations. Most of the code for interfacing with the AC97 was taken from the Lab  $4^{[5]}$ . It was modified to use the volume information from the UI Volume Slider and to take 18-bit values instead of 8-bit values.

#### 2. Sine Wave Generation

The sine wave calculator takes in a 16-bit signed value, THETA, where

$$\theta = THETA \frac{2\pi}{2^{16}}$$
 radians  $\leftrightarrow$   $THETA = \frac{\theta}{2\pi} 2^{16}$  Formula 2

For a given sine wave of frequency, F,

$$\Delta\theta = 2\pi F \Delta t$$
. Formula 3

The AC97 takes in 48,000 samples per second. For sample, s,

$$\Delta t = \frac{\Delta s}{48000}.$$
 Formula 4

Therefore,  $\theta$  is now defined as

$$\Delta\theta = \frac{2\pi F}{48000} \Delta s.$$
 Formula 5

Using the pre-computed  $\theta_{initial}$  and  $\Delta\theta$  values, the input, THETA, of the sine function is determined (the effect of different  $\theta_{initial}$  values did not vary significantly between instruments, so the same  $\theta_{initial}$  values were used for all instruments. So, if the desired frequency is 261.626 Hz (Middle C), the  $\Delta\theta$  can be calculated as follows:

$$\Delta THETA = \frac{2\pi \frac{261.626}{48000} \Delta s}{2\pi} 2^{16} = 357 * \Delta s$$
 Formula 6

#### 3. Amplitude Modulation

Amplitude modulation happens in two places in the Audio Synthesizer.

- O Scaling the harmonics to their relative amplitudes
- O Application of the ADSR Envelope (amplitude variance over time)

To modulate the amplitude, a utility module called the Scaler is used. The Scaler uses a "scale factor" to adjust incoming data. In an abstract since, the scale factor is a value between 0 and 1, which can adjust the amplitude at discrete values between its initial amplitude and zero. The scale factor is a positive 8-bit integer, which has valid values between  $0000_0000_2$  (0) and  $1000_0000_2$  (128). For values above  $1000_0000_2$  (128), the lower order bits are ignored and the scale factor is considered to be  $1000_0000_2$  (128). The Scaler multiplies by the scale factor, then divides by 128 (shift right by 7-bits).

For example, a scale factor of 128 means the data remains unchanged, but a scale factor of 64 means the data is divided by 2. The scale factors for the harmonic amplitudes are constant, so they are retrieved from a lookup. However, the ADSR Envelope varies with time, so the value must be computed.

The ADSR Envelope is divided into four states: attack, decay, sustain, and release. The attack begins after the note is struck, and is immediately followed by the decay and sustain. When the note is released, the release phase begins. During the attack phase, the amplitude increases to its maximum value. Then, during the decay phase, the amplitude decays to a more moderate level. It remains in this range during the sustain phase, and eventually zeroes out during the release phase. The audio synthesizer maintains state information for each note about its position in the ADSR envelope function and updates this based on the time elapsed and key press signals received from the playback modules.

The ADSR Envelope is divided into samples (256 samples per second). The attack and decay stages have a certain duration defined in terms of number of samples elapsed. Each stage has a delta value, which specifies how much the amplitude changes per sample. However, there are 187 ready pulses per sample so amplitude must change at more discrete values than those specified by the ADSR parameters. To accomplish this, there are fractional bits attached to the scale factor used for ADSR modulation. This equivocates to interpolating between samples where the factor (scale factor + fractional bits) takes on distinct values between samples.

## **Detailed Description: Audio Generator**

### **Audio Synthesizer**

The Audio Synthesizer is the main module which manages all audio generation. It coordinates a six stage pipeline with multiple working parallel during each stage. It has some simple control logic which interprets play, pause, and stop signals from the UI module. When playing, this module enables the Tone Selector, the beginning of the pipeline, which cascades enable signals through the pipeline. Ultimately, the final audio data is generated and on the next ready pulse, it is output to the AC97 and the process begins again. The control logic also selects between two player modules: the Event Player and the Sheet Player. The enabled player's key press data is stored into the key press memory and read later.

#### **Tone Selector**

The Tone Selector begins upon receipt of an enable signal. It sends tone indices (octave, note, and harmonic) through the pipeline on each clock cycle and each successive module computes based on these values and the outputs of the prior modules. The Tone Selector is comprised of a cascade of counters which overflow to the next counter when they reach their maximum value. The counters iterate through the octave, note, and harmonic indices, respectively. When all indices have been output, the module stops until another enable signal is received.

#### **Sine Wave Generation**

#### 1. Tone Parameters

The Tone Parameters module takes the tone index information and outputs the corresponding initial theta and delta theta values on the next clock cycle. The delta theta for the fundamental harmonic of the highest octave can be used to calculate the delta theta for all harmonics of all octaves of that note using simple addition and multiplication.

#### 2. Theta Memory

The Theta Memory operates in two stages. First, it retrieves last theta value for the input tone and increments it by the theta delta output from the Tone Parameters module. Second, this incremented theta value is output and stored as the new theta value for that tone. The Theta Memory contains a two-port RAM so that it can operate each stage (retrieving and storing) concurrently. While the input tone's theta is retrieved, the incremented theta for the last input tone is stored and output.

#### 3. Sine Calculator

The Sine Calculator is comprised of 15 BRAMs which store the sine output for 16-bit theta values. This module was generated using the Coregen tools provided with Xilinx. There is a delay of one clock cycle between the input of a theta value and the output of corresponding sine value.

#### **Timbre**

#### 1. Timbre Transformer

The Timbre Transformer manages all transformations to the sine data coming from the Sine Calculator, to apply the timbre of the instruments. For each instrument, it has Instrument Generator, and ADSR Parameters, and Harmonic Parameters modules which the Timbre Transformer wires together so that they apply the correct modulation to the sine data. Like the Audio Synthesizer, it is divided into pipeline stage's and where each stage is dependent on the prior stage's input. Each stage corresponds to a stage in the audio synthesizer, so it is easy to hook the inputs from the Audio Generator into specific stages. The output of the Instrument Generators is added together and output to the Audio Synthesizer.

#### 2. Instrument Generator

The Instrument Generator coordinates the transformation of the outputs of the Sine Calculator, ADSR parameters, and Harmonic Parameters modules into the correct tone output for the instrument. This module is designed to be generic so that attaching the correct Harmonic and ADSR Parameters modules will yield the correct output. This module is organized into a pipeline that works alongside the pipelines for the Timbre Transformer and Audio Synthesizer so that signals arrive at the correct timing.

#### 3. Harmonic Parameters

A unique version of this module is specified for each instrument. This module is a lookup table which outputs the relative amplitude of each harmonic as a *scale factor* (as described in the Amplitude Modulation section). The module takes the harmonic index as input and outputs on the next clock cycle. See the appendix for a table of the values corresponding to each instrument.

#### 4. ADSR Parameters

Similar to the Harmonic Parameters module, this module is distinct for every instrument. In the simplest case, this module outputs constant delta values which indicate the change in the amplitude per sample for each state (attack, decay, sustain, and release) along with the duration of the attack and decay states. This means the amplitude changes linearly when in a particular state. Since the change in amplitude for the violin and cello is nonlinear for the sustain state, the corresponding ADSR Parameters module reflects this by outputting delta values consistent with those of a sinusoid.

#### 5. Note State RAM

Inside each Instrument Generator module, the ADSR information of each note must be stored. This module stores this state information in RAM. The state information consists of:

- O ADSR State Attack, Decay, Sustain, or Release
- O ADSR count the number of samples that have elapsed since the state began. Used to end a state when its duration is over.
- O ADSR Factor a combined value represented the scale factor and fractional bits which allow the scale factor to be incremented with higher granularity.

To minimize the latency, reads and writes are performed concurrently using a two port RAM. The state information is updated by the ADSR module and stored on the next clock cycle while new state information is retrieved and output.

#### 6. ADSR Scale Generator

The ADSR Scale Generator takes in the ADSR parameters, the current state information of the note, and the key press status, and updates and stores the next state in the Note State RAM. This update process can be separated into stages:

1. Determine the next ADSR state based on key press information and current ADSR state from the Note State RAM.

- 2. Get the delta value for the current ADSR state.
- 3. Calculate the new factor value for the next state (interpolation).
- 4. Update sample count (goes to zero if state changes, otherwise it increments)

#### 7. Harmonic Scale Generator

The Harmonic Scale Generator is just a modified Scaler module which is designed to take two unsigned integer values (the harmonic scale factor and the ADSR scale factor). It outputs an adjusted scale factor for the harmonic based on the ADSR scale factor.

#### 8. Note Scaler

This is a Scaler module which uses the adjusted scale factor from the Harmonic Scale Generator to modulate the amplitude of its incoming data from the Sine Generator. This is the final module before the information is output to the Timbre Transformer.

### Playback

#### 1. Key Press Memory

The Key Press Memory stores the key press information for each instrument. Each line in the RAM stores 4 bits, the key press for each instrument for the note corresponding to that address. This is done because each Instrument Generator acts concurrently, their key press information needs to be extracted simultaneously. When an instrument's key press information is updated, the key press information for other instruments must remain unchanged. So when it receives an instruction to write key information, it reads the address, updates the bit corresponding to the instrument, and stores it back in the RAM. To prevent conflicts, it does not allow reads to happen concurrently with writes. There is a writable signal that is output to the player modules so they are only enabled when the Key Press Memory is writable.

#### 2. Sheet Player

The Sheet Player takes the information from the Note RAM in the Note Detection module and outputs key press events. The next note is pre-fetched from the Note RAM because the latency introduced by connecting two FPGAs. It plays each note in succession and maintains a state for each note corresponding to the number of remaining beats that the note should remain playing. Each beat, it decreases these remaining beats and finally shuts off the note when it has no beats remaining.

State Index	Note State
0	NONE
1	QUARTER NOTE
2	HALF NOTE
4	WHOLE NOTE

Table 1: Note States and Corresponding State Index

### 3. Event Player

The Event Player takes information from a BRAM which is a modified version of the MIDI format. Each line in the BRAM specifies:

- $\mathfrak{O}$  Key the note and octave index
- O Instrument the instrument used to play the note
- O Tick there are 8 ticks per second. This value is 11 bits wide so it allows for 2048 ticks or 4 minutes and 16 seconds.
- O Key Press (On or Off) ON = 1, OFF = 0.

The Event Player maintains a counter with the current tick value. It goes through the BRAM until it reaches an address where the tick value isn't equal to the current tick count. It updates the specified notes with the key press information as it goes through the addresses.

## Testing and Debugging: Audio Generator

The majority of testing was done using ModelSim. As new modules were added, their outputs were confirmed in ModelSim. Given that the Audio Synthesizer is organized into a pipeline, it was not only important that the modules output the correct values, but also that the timing for their outputs was consistent with the stages. After the Audio Synthesizer was complete enough to generate actual audio signals, much of the testing was done by listening to the audio output in addition to using ModelSim. Since the Audio Synthesizer was highly modularized, it was very easy to identify which modules were erroneous after making changes or additions.

#### **Tone Selector**

To test this module, I verified in ModelSim that each index was output and that increments happened every clock cycle. I also checked that after the Tone Selector has iterated through all the tone indices, that it stops its output and restarted on the next enable. This is important because otherwise it would repeat indices or output unnecessary tones.

#### **Tone Parameters**

Using ModelSim, the output (the value of initial theta and delta theta) for corresponding tone index information was verified by checking the values of these buses one clock cycle after receiving a tone index.

### **Theta Memory**

The internal RAM used in the module was observed to ensure that the memory was updated properly and that the incremented theta output was correct. Since the delta theta value had to be delayed to line up with the output of the last theta from the BRAM, this timing was verified.

#### Sine Calculator

For this module, I checked what sine values were generated for given values of theta. There was a text file which specified the contents of the BRAM. I looked up the corresponding theta address and ensured that the sine data matched with the observed value from ModelSim.

#### **Timbre Transformer**

The Timbre Transformer was primarily tested by listening to the audio output. The pipeline portion was tested by checking the cascade of enable signals and tone indices lined up with values from the Audio Synthesizer.

#### **ADSR Scale Generator**

The bulk of the testing of the Instrument Generator was devoted to testing the ADSR Scale Generator. The interpolation portion was the most complex part of this module. I manually calculated the expected values and verified the output using ModelSim.

#### Harmonic Scale Generator and Note Scalar

These modules were comprised of Scaler modules. These modules were tested in isolation in ModelSim by inputting test data and checking the output against manually calculated desired values. When the modules were integrated into the Audio Synthesizer, the generated scales were output to the hex display for a particular tone. While these values changed very quickly, a rough idea of the scale could be seen.

### **Key Press Memory**

The main difficulty with the Key Press Memory was ensuring that it output its writable signal at the correct time and that code for changing a single bit was correct. Using the Player modules to input test data, I checked that the lines of the internal RAM were updated correctly with only the desired bit modified.

### **Sheet Player**

To test this module, I used a simple module with the notes for "Mary Had A Little Lamb" and viewed its outputs in simulation in addition to listening to the audio output. The RAM address was output to the hex display to see that it was updated correctly.

#### **Event Player**

The Event Player was tested using transformed MIDI data from a midi file for "Rose" from the movie Titanic. The tick count and the current BRAM address were output to the hex display to ensure that they were incremented corrected.

### **Audio Synthesizer**

This module was the main module, so function was dependent on its submodules. However, there were parts that were contained only within this module that required testing. The main part that was specific to this module was the control logic. I ensured that it only output new sound data when the play signal was received and that it reset when the stop signal was received. Also, the proper progression of the enable signals and the tone index information through the pipeline was verified.

To listen to the audio output, the switches on the FPGA were latched to key press events. By activating these switches, I was able to hear the output for particular notes. Also, using the Player modules allowed me to see the Audio Synthesizer under more complex circumstances, where the input changes rapidly.

### Further Enhancements: Audio Generator

Some further enhancements would be sound effects such as reverberation and increasing the accuracy of the sound compared to the sound of the actual instrument. Another potential enhancement would be to add more instruments, which could be easily done by adding new instrument generator modules with different attached ADSR Parameters and Harmonic Parameters modules.

### Integration of individual design components

As mentioned in the overview, this design project comprises of three main components: The image capture, note recognition and audio generation. These three sections were individually designed, programmed and tested by three engineers. Therefore it was imperative to have an efficient integration plan when the individual components were brought together to implement the overall project. The first step of the integration was to combine the image capture and display features created by Jing Han with the note decoder section create by Dilini Warnakulasuriyarachchi. Once this was successful the second step was to integrate the audio generation module created by Lance Collins.

The image capture module and the note recognition module were integrated by first introducing the mouse pointer module with the note recognition module. Then the next step was to introduce the code for the display of the volume control slider into the note recognition code. The third step was to introduce the code for the display of Play, Pause, Stop buttons and the Frequency Display box into the note recognition code. This step by step method reduced the complexity of the integration process and made debugging an easy task. The image capture module and the note recognition module were successfully integrated.

The first attempt of integrating the audio generation code into the image recognition and note recognition code was not successful. During integration various routing issues arose reducing the audio quality. Therefore to overcome these problem two labkits were utilized. One labkit contained the audio generation module and the other labkit contained the image capture and the note recognition module. The two labkits were connected by wires. To reduce the number of wires used to connect the labkits, the wires were used as a serial line by using shift registers to send and receive data. The process is explained in detail below.

From the note recognition module 17 bits of data is sent to the audio generation module: 16—bits for the note and 1 bit as the enable\_audio signal. If the shift register method was not used it would require 17 wires to connect the audio generation with the note recognition module. This method is not practical since having too many external wires can corrupt the signal due to interference among the wires. Therefore the shift register principle was used. From the image capture and the note recognition module 27 bits of information is sent to the audio generation module. From the audio generation module 5 bits of information is sent to the image capture and note recognition module.

#### Output from Audio:

```
{ audio done [1 bit], beat delay [1 bit], bram addr [3 bit]}
```

Output from the Image capture & Note recognition:

{audio\_enable [1 bit], volume [5 bits], play [1 bit], pause [1 bit], stop [1 bit], instrument\_select [2 bits], note [16 bits]}

There is a single wire as output from the audio module and another single wire as the output from the image capture and note recognition module. Another wire was used to send a common clock signal to receive and send data. Two other wires were used to notify each labkit that data is ready to be read. In total 5 wires were used to establish the communication between the two labkits.

As mentioned before, the serial wire transmission was established by using registers. At the audio generation end, a register is created to hold the 5 bits output data. During each clock signal one bit of information is sent via the wire. A counter keeps track of the number of bits sent. Once the counter counts up to 5 from 0 it enables the data ready signal to the receiver. Likewise, for receiving data, the audio generation modules reads 1 bit of information and stores it in a register during each clock cycle. Once the data\_ready signal is received from the other labkit the data in the register is read.

This same process is implemented in the other labkit. The only difference is that here the counter will count up to 27 from 0 since there are 27 bits to send to the audio generation module.

### Testing & debugging the overall system

Each individual engineer has his/ her method to test their individual components. However when all the components are integrated there needs to be a method to ensure that correct information is passed back and forth between the two labkits. The Analyzer was used to display the data being sent and received at both ends. An image of this data is shown below under figure 18.




Figure 18: Integration signals displayed on the analyzer

As seen in the image above, the analyzer displays the clock signal, the ready signals, one bit data sent and received, the counter, the register that hold the received data and the register that holds the final received data. Furthermore, the sent data is also displayed on the hexadecimal display. Initially a known bit pattern was sent from both ends and then the communication was established by ensuring the correct pattern was received. Once this was successful the actual data was sent and each individual module was tested. For instance the play, pause, stop and volume controller was tested by ensuring the audio responded to the correct control signals. The notes were tested by listening to them. At the end of the day the integration process was successfully completed.

### **Conclusion**

The Phantom Sight Reader prototype is a unique system that has the potential to bring a whole new level of automation to the music playing experience. Its user-friendly interface provides the user with a degree of insight into the inner workings of the system. The unique note recognition system has great potential to be scaled, in terms of number of notes, range of notes, and variations in note duration, such that a broad repertoire of music can be played. Additionally, while a typical problem of automatically generated music is the mechanical quality of the sound, the audio generation component of the Phantom Sight Reader has taken a considerable step towards improving the musicality of automatically generated music by adding additional dimensions to the tone quality.

## References

- [1] 6.111 Sample Code for Labkit: "NTSC video decoder/digitizer (b&w) example", Fall 2005.
- [2] 6.111 Sample Code for Labkit: "ZBT RAM example displays b&w NTSC video in 1024x768 window", Fall 2005.
- [3] 6.111 Sample Code for Labkit: "PS/2 mouse imput", Fall 2005 (modified by Gim Hom, Fall 2008).
- [4] 6.111 Sample Code for Labkit: "Video display of character strings", Fall 2005.
- [5] 6.111 Lab 4 Verilog code, Fall 2008.

### **Appendix**

### Verilog Code for Video Display & Note Decoder

# Top level module: `default nettype none // // File: zbt 6111 sample.v // Date: 26-Nov-05 // Author: I. Chuang <ichuang@mit.edu> // // Sample code for the MIT 6.111 labkit demonstrating use of the ZBT // memories for video display. Video input from the NTSC digitizer is // displayed within an XGA 1024x768 window. One ZBT memory (ram0) is used // as the video frame buffer, with 8 bits used per pixel (black & white). // // Since the ZBT is read once for every four pixels, this frees up time for // data to be stored to the ZBT during other pixel times. The NTSC decoder // runs at 27 MHz, whereas the XGA runs at 65 MHz, so we synchronize // signals between the two (see ntsc2zbt.v) and let the NTSC data be // stored to ZBT memory whenever it is available, during cycles when // pixel reads are not being performed. // // We use a very simple ZBT interface, which does not involve any clock // generation or hiding of the pipelining. See zbt 6111.v for more info.

```
//
// switch[7] selects between display of NTSC video and test bars
// switch[6] is used for testing the NTSC decoder
// switch[1] selects between test bar periods; these are stored to ZBT
       during blanking periods
//
// switch[0] selects vertical test bars (hardwired; not stored in ZBT)
//`include "display_16hex.v"
//`include "debounce.v"
//`include "video_decoder.v"
//`include "zbt_6111.v"
//`include "ntsc2zbt.v"
//
// 6.111 FPGA Labkit -- Template Toplevel Module
//
// For Labkit Revision 004
//
//
// Created: October 31, 2004, from revision 003 file
// Author: Nathan Ickes
//
//
// CHANGES FOR BOARD REVISION 004
```

```
//
// 1) Added signals for logic analyzer pods 2-4.
// 2) Expanded "tv in yercb" to 20 bits.
// 3) Renamed "tv out data" to "tv out i2c data" and "tv out sclk" to
   "tv out i2c clock".
// 4) Reversed disp data in and disp data out signals, so that "out" is an
   output of the FPGA, and "in" is an input.
//
// CHANGES FOR BOARD REVISION 003
//
// 1) Combined flash chip enables into a single signal, flash ce b.
//
// CHANGES FOR BOARD REVISION 002
//
// 1) Added SRAM clock feedback path input and output
// 2) Renamed "mousedata" to "mouse data"
// 3) Renamed some ZBT memory signals. Parity bits are now incorporated into
   the data bus, and the byte write enables have been combined into the
   4-bit ram# bwe b bus.
// 4) Removed the "systemace clock" net, since the SystemACE clock is now
   hardwired on the PCB to the oscillator.
//
//
// Complete change history (including bug fixes)
//
```

```
// 2005-Sep-09: Added missing default assignments to "ac97" sdata out",
//
         "disp_data_out", "analyzer[2-3]_clock" and
//
         "analyzer[2-3] data".
//
// 2005-Jan-23: Reduced flash address bus to 24 bits, to match 128Mb devices
//
         actually populated on the boards. (The boards support up to
//
         256Mb devices, with 25 address lines.)
//
// 2004-Oct-31: Adapted to new revision 004 board.
//
// 2004-May-01: Changed "disp data in" to be an output, and gave it a default
//
         value. (Previous versions of this file declared this port to
//
         be an input.)
//
// 2004-Apr-29: Reduced SRAM address busses to 19 bits, to match 18Mb devices
//
         actually populated on the boards. (The boards support up to
//
         72Mb devices, with 21 address lines.)
//
// 2004-Apr-29: Change history started
//
module zbt 6111 sample(beep, audio reset b,
                  ac97 sdata out, ac97 sdata in, ac97 synch,
              ac97 bit clock,
```

vga\_out\_red, vga\_out\_green, vga\_out\_blue, vga\_out\_sync\_b, vga\_out\_blank\_b, vga\_out\_pixel\_clock, vga\_out\_hsync, vga\_out\_vsync,

tv\_out\_ycrcb, tv\_out\_reset\_b, tv\_out\_clock, tv\_out\_i2c\_clock,
tv\_out\_i2c\_data, tv\_out\_pal\_ntsc, tv\_out\_hsync\_b,
tv\_out\_vsync\_b, tv\_out\_blank\_b, tv\_out\_subcar\_reset,

tv\_in\_ycrcb, tv\_in\_data\_valid, tv\_in\_line\_clock1,

tv\_in\_line\_clock2, tv\_in\_aef, tv\_in\_hff, tv\_in\_aff,

tv\_in\_i2c\_clock, tv\_in\_i2c\_data, tv\_in\_fifo\_read,

tv\_in\_fifo\_clock, tv\_in\_iso, tv\_in\_reset\_b, tv\_in\_clock,

ram0\_data, ram0\_address, ram0\_adv\_ld, ram0\_clk, ram0\_cen\_b, ram0 ce b, ram0 oe b, ram0 we b, ram0 bwe b,

ram1\_data, ram1\_address, ram1\_adv\_ld, ram1\_clk, ram1\_cen\_b, ram1\_ce\_b, ram1\_ce\_b, ram1\_ee\_b, ram1\_e

clock\_feedback\_out, clock\_feedback\_in,

flash\_data, flash\_address, flash\_ce\_b, flash\_oe\_b, flash\_we\_b, flash\_reset\_b, flash\_sts, flash\_byte\_b,

rs232\_txd, rs232\_rxd, rs232\_rts, rs232\_cts,

```
mouse clock, mouse data, keyboard clock, keyboard data,
clock 27mhz, clock1, clock2,
disp_blank, disp_data_out, disp_clock, disp_rs, disp_ce_b,
disp reset b, disp data in,
button0, button1, button2, button3, button enter, button right,
button left, button down, button up,
switch,
led,
user1, user2, user3, user4,
daughtercard,
systemace data, systemace address, systemace ce b,
systemace_we_b, systemace_oe_b, systemace_irq, systemace_mpbrdy,
analyzer1 data, analyzer1 clock,
analyzer2 data, analyzer2 clock,
analyzer3 data, analyzer3 clock,
analyzer4 data, analyzer4 clock,
```

```
play signal, pause signal, stop signal,
                    instrument select,
                    beat delay,
                    volume);
output beep, audio reset b, ac97 synch, ac97 sdata out;
input ac97 bit clock, ac97 sdata in;
output [7:0] vga out red, vga out green, vga out blue;
output vga out sync b, vga out blank b, vga out pixel clock,
         vga_out_hsync, vga_out_vsync;
output [9:0] tv out yercb;
output tv out reset b, tv out clock, tv out i2c clock, tv out i2c data,
         tv out pal ntsc, tv out hsync b, tv out vsync b, tv out blank b,
         tv out subcar reset;
input [19:0] tv in yereb;
input tv in data valid, tv in line clock1, tv in line clock2, tv in aef,
         tv in hff, tv in aff;
output tv in i2c clock, tv in fifo read, tv in fifo clock, tv in iso,
         tv in reset b, tv in clock;
inout tv in i2c data;
```

```
inout [35:0] ram0_data;
output [18:0] ram0 address;
output ram0 adv ld, ram0 clk, ram0 cen b, ram0 ce b, ram0 oe b, ram0 we b;
output [3:0] ram0 bwe b;
inout [35:0] ram1 data;
output [18:0] ram1_address;
output ram1 adv ld, ram1 clk, ram1 cen b, ram1 ce b, ram1 oe b, ram1 we b;
output [3:0] ram1 bwe b;
input clock feedback in;
output clock feedback out;
inout [15:0] flash data;
output [23:0] flash address;
output flash_ce_b, flash_oe_b, flash_we_b, flash_reset_b, flash_byte_b;
input flash sts;
output rs232 txd, rs232 rts;
input rs232 rxd, rs232 cts;
inout mouse clock, mouse data, keyboard clock, keyboard data;
input clock 27mhz, clock1, clock2;
```

```
output disp blank, disp clock, disp rs, disp ce b, disp reset b;
input disp_data_in;
output disp data out;
input button0, button1, button2, button3, button enter, button right,
         button left, button down, button up;
input [7:0] switch;
output [7:0] led;
inout [31:0] /*user1, user2,*/ user3, user4;
        input [31:0] user1;
        output [31:0] user2;
inout [43:0] daughtercard;
inout [15:0] systemace data;
output [6:0] systemace_address;
output systemace ce b, systemace we b, systemace oe b;
input systemace irq, systemace mpbrdy;
output [15:0] analyzer1 data, analyzer2 data, analyzer3 data,
             analyzer4 data;
output analyzer1 clock, analyzer2 clock, analyzer3 clock, analyzer4 clock;
        output reg play signal, pause signal, stop signal;
```

```
output reg [1:0] instrument select;
      input beat delay;
      output reg [4:0] volume;
//
// I/O Assignments
//
// Audio Input and Output
assign beep= 1'b0;
assign audio reset b = 1'b0;
assign ac97_synch = 1'b0;
assign ac97_sdata_out = 1'b0;
// ac97_sdata_in is an input
// Video Output
assign tv_out_yercb = 10'h0;
assign tv out reset b = 1'b0;
assign tv_out_clock = 1'b0;
assign tv_out_i2c_clock = 1'b0;
```

```
assign tv out i2c data = 1'b0;
  assign tv_out_pal_ntsc = 1'b0;
  assign tv out hayne b = 1'b1;
  assign tv out vsync b = 1'b1;
  assign tv out blank b = 1'b1;
  assign tv out subcar reset = 1'b0;
  // Video Input
  //assign tv in i2c clock = 1'b0;
  assign tv_in_fifo_read = 1'b1;
  assign tv_in_fifo_clock = 1'b0;
  assign tv in iso = 1'b1;
  //assign tv in reset b = 1'b0;
  assign tv_in_clock = clock_27mhz;//1'b0;
  //assign tv in i2c data = 1'bZ;
 // tv in yercb, tv in data valid, tv in line clock1, tv in line clock2,
 // tv_in_aef, tv_in_hff, and tv_in_aff are inputs
  // SRAMs
/* change lines below to enable ZBT RAM bank0 */
  assign ram0 data = 36'hZ;
 assign ram0_address = 19'h0;
  assign ram0_clk = 1'b0;
```

/\*

```
assign ram0 we b = 1'b1;
 assign ram0_cen_b = 1'b0; // clock enable
*/
/* enable RAM pins */
  assign ram0 ce b = 1'b0;
 assign ram0_oe_b = 1'b0;
 assign ram0 adv 1d = 1'b0;
 assign ram0 bwe b = 4'h0;
/*****/
 assign ram1_data = 36'hZ;
 assign ram1 address = 19'h0;
 assign ram1 adv 1d = 1'b0;
 assign ram1_clk = 1'b0;
 assign ram1 cen b = 1'b1;
 assign ram1 ce b = 1'b1;
 assign ram1 oe b = 1'b1;
 assign ram1 we b = 1b1;
 assign ram1 bwe b = 4'hF;
 assign clock feedback out = 1'b0;
 // clock_feedback_in is an input
```

```
// Flash ROM
assign\ flash\_data = 16'hZ;
assign flash address = 24'h0;
assign flash ce b = 1'b1;
assign flash oe b = 1'b1;
assign flash we b = 1'b1;
assign flash reset b = 1'b0;
assign flash_byte_b = 1'b1;
// flash sts is an input
// RS-232 Interface
assign rs232 txd = 1'b1;
assign rs232 rts = 1'b1;
// rs232_rxd and rs232_cts are inputs
// PS/2 Ports
// mouse_clock, mouse_data, keyboard_clock, and keyboard_data are inputs
// LED Displays
assign disp blank = 1'b1;
assign disp_clock = 1'b0;
assign disp rs = 1'b0;
assign disp ce b = 1'b1;
assign disp_reset_b = 1'b0;
assign disp_data_out = 1'b0;
```

```
*/
 // disp_data_in is an input
 // Buttons, Switches, and Individual LEDs
 //lab3 assign led = 8'hFF;
 // button0, button1, button2, button3, button enter, button right,
 // button left, button down, button up, and switches are inputs
 // User I/Os
// assign user1 = 32'hZ;
// assign user2 = 32'hZ;
 assign user3 = 32'hZ;
 assign user4 = 32'hZ;
 // Daughtercard Connectors
 assign daughtercard = 44'hZ;
 // SystemACE Microprocessor Port
 assign systemace data = 16'hZ;
 assign systemace address = 7'h0;
 assign systemace ce b = 1'b1;
 assign systemace we b = 1b1;
 assign systemace oe b = 1'b1;
 // systemace irq and systemace mpbrdy are inputs
 // Logic Analyzer
```

```
//assign analyzer1 data = 16'h0;
 assign analyzer1 clock = 1'b1;
 assign analyzer2 data = 16'h0;
 assign analyzer2 clock = 1'b1;
         assign analyzer3 data = 16'h0;
//
//
         assign analyzer3 clock = 1'b1;
 assign analyzer4 data = 16'h0;
 assign analyzer4 clock = 1'b1;
 // Demonstration of ZBT RAM as video memory
 // use FPGA's digital clock manager to produce a
 // 65MHz clock (actually 64.8MHz)
 wire clock 65mhz unbuf, clock 65mhz;
 DCM vclk1(.CLKIN(clock_27mhz),.CLKFX(clock_65mhz_unbuf));
 // synthesis attribute CLKFX DIVIDE of vclk1 is 10
 // synthesis attribute CLKFX MULTIPLY of vclk1 is 24
 // synthesis attribute CLK FEEDBACK of vclk1 is NONE
 // synthesis attribute CLKIN PERIOD of vclk1 is 37
 BUFG vclk2(.O(clock 65mhz),.I(clock 65mhz unbuf));
 wire clk = clock 65mhz;
 // power-on reset generation
```

```
wire power on reset; // remain high for first 16 clocks
SRL16 reset_sr (.D(1'b0), .CLK(clk), .Q(power_on_reset),
              .A0(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1));
defparam reset sr.INIT = 16'hFFFF;
// ENTER button is user reset
wire reset, user reset;
debounce db1(power on reset, clk, ~button enter, user reset);
assign reset = user_reset | power_on_reset;
// generate basic XVGA video signals
wire [10:0] hcount;
wire [9:0] vcount;
wire hsync,vsync,blank;
xvga xvga1(clk,hcount,vcount,hsync,vsync,blank);
// wire up to ZBT ram
wire [35:0] vram_write_data;
wire [35:0] vram read data;
wire [18:0] vram addr;
wire
         vram_we;
zbt 6111 zbt1(clk, 1'b1, vram we, vram addr,
              vram write data, vram read data,
              ram0_clk, ram0_we_b, ram0_address, ram0_data, ram0_cen_b);
```

```
// generate pixel value from reading ZBT memory
wire [7:0]
            vr pixel;
wire [18:0] vram addr1;
vram display vd1(reset,clk,hcount,vcount,vr pixel,
               vram_addr1,vram_read_data);
// ADV7185 NTSC decoder interface code
// adv7185 initialization module
adv7185init adv7185(.reset(reset), .clock_27mhz(clock_27mhz),
                 .source(1'b0), .tv in reset b(tv in reset b),
                 .tv in i2c clock(tv in i2c clock),
                 .tv_in_i2c_data(tv_in_i2c_data));
wire [29:0] ycrcb; // video data (luminance, chrominance)
wire [2:0] fvh;
                    // sync for field, vertical, horizontal
wire
        dv; // data valid
ntsc decode decode (.clk(tv in line clock1), .reset(reset),
                 .tv in yercb(tv in yercb[19:10]),
                 .ycrcb(ycrcb), .f(fvh[2]),
                 .v(fvh[1]), .h(fvh[0]), .data valid(dv));
```

```
wire graycount up button, graycount down button;
        debounce db2(power on reset, clk, ~button up, graycount up button);
        debounce db3(power on reset, clk, ~button down, graycount down button);
// code to write NTSC data to video memory
wire [18:0] ntsc addr;
wire [35:0] ntsc data;
wire
         ntsc_we;
        wire [7:0] gray_count;
ntsc to zbt n2z (clk, tv in line clock1, fvh, dv, yercb[29:22],
               ntsc_addr, ntsc_data, ntsc_we, switch[6], graycount up button,
                     graycount_down_button, gray_count, reset, switch[5]);
// code to write pattern to ZBT memory
reg [31:0]
            count;
always @(posedge clk) count <= reset ? 0 : count + 1;
wire [18:0] vram addr2 = count[0+18:0];
wire [35:0] vpat = \{\text{switch}[1] ? \{4\{\text{count}[3+3:3],4'b0}\}\}
                     : \{4\{\text{count}[3+4:4],4'b0\}\}\});
```

// mux selecting read/write to memory based on which write-enable is chosen

```
wire
         sw_ntsc = \sim switch[7];
 wire
         my we = sw ntsc? (hcount[1:0]==2'd2): blank;
 wire [18:0] write addr = sw ntsc? ntsc addr: vram addr2;
 wire [35:0] write data = sw ntsc? ntsc data: vpat;
// wire write enable = sw ntsc ? (my we & ntsc we) : my we;
// assign vram_addr = write_enable ? write_addr : vram_addr1;
// assign vram we = write enable;
 assign vram_addr = my_we ? write_addr : vram_addr1;
 assign vram we = my we;
 assign vram write data = write data;
// display module for debugging
         // heount declarations:
         wire [10:0] start hent, s hent,e hent,hent;
         wire [10:0] marker;
         //vcount declarations:
```

```
wire [9:0] start vent, end vent, second vent, third vent, fourth vent, v ent;
          wire [9:0] vcnt1 one, vcnt2 one, vcnt1 two, vcnt2 two, vcnt1 three,
vcnt2 three,vcnt1 four, vcnt2 four;
          wire [9:0] vcnt1 five, vcnt2 five, vcnt;
          // bram address declarations
          wire [18:0] bram addr ,bram addr 1, bram addr 2, bram addr 3, bram addr 4,
bram addr5;
          wire [18:0] addr1, addr2, addr3, addr4, addr5;
          // black pixel counts:
          wire [14:0] pixel cnt1, pixel cnt2, pixel cnt3, pixel cnt4;
          //note declaration:
          wire [15:0]note1,note2;
          // total pixel cnt:
          wire [31:0] note1_cnt, note2_cnt;
          //enable siganls:
          wire enable local scan, enable cnt, staff enable, beat enable, note enable,
enable mfsm;
          wire note bram enable, enable audio;
          //Done signals:
          wire staff done, cnt done, note done, local scan done, beat done, done mfsm,
note bram done;
```

```
//xvga pixel declaration:
          wire [7:0] br_pixel, st_pixel, mux_pixel;
          //switches:
          wire sw4, sw3,sw2;
          wire [1:0]sw_test;
         //hex display:
          wire [63:0] debug_data;
          //bram declarations:
          wire bram mem in,
bram_mem_out,bram_mem_out1,bram_mem_out2,bram_mem_out3, bram_mem_out5;
          wire bram we;
          wire wea, clka, clkb;
          wire [15:0] dina, douta, doutb;
          wire [2:0] addra1, addra, addra2, addrb;
          //beat declaration:
          wire [15:0] beat1, beat2;
         wire [2:0] line, local_line2;
         //labkit_connection
```

```
reg [4:0] received_data, final_received_data;
          wire data in;
          wire [26:0] send data;
          //debounce switches
          debounce switch4(reset, clk, switch[4], sw4);
          debounce switch3(reset, clk, switch[3], sw3);
          debounce switch2(reset, clk, switch[2], sw2);
          assign sw test = \{sw4,sw3\};
//
          assign staff enable = sw2;
//
          assign enable local scan = (sw test == 3)? 1'b1: 1'b0;
//
          assign enable cnt = local scan done? 1'b1: 1'b0;
//
          assign note enable = (sw test == 3)? 1'b1: 1'b0
//
          assign beat enable = note done? 1'b1: 1'b0;
          assign enable mfsm = sw2 ? 1'b1: 1'b0;
          assign note bram enable = (done mfsm && !note bram done) ? 1'b1: 1'b0;
          assign wea = (done mfsm && !note bram done)? 1'b1: 1'b0;
          assign addra = wea ? addra1 : addra2;
          assign addra2 = 3'b1; // address of the note2 value
// debug_data1 = { staff_done, line, third_vcnt, second_vcnt, start_vcnt, start_hcnt}
```

```
wire [63:0] debug data1 = \{3'b0,
staff done, 1'b0, line, 8'b0, 2'b0, third vcnt, 2'b0, second vcnt,
                                                                            2'b0,start vcnt,1'b0
,start hcnt};
// debug_data2 = {pixel_cnt4, pixel_cnt3, pixel_cnt2, pixel_cnt1
          wire [63:0] debug data2 = {1'b0, pixel cnt4, 1'b0, pixel cnt3, 1'b0, pixel cnt2,
                                                                            1'b0, pixel_cnt1};
///// debug data3 = {cnt done,enable cnt, enable local scan, local scan done, local line2
//
          wire [63:0] debug data3 = {2'b0, vcnt1 five,1'b0, local line2,1'b0, pixel cnt3, 1'b0,
pixel cnt2,
                                                                            1'b0, pixel cnt1};
// debug data4 = { note1 cnt, note2, note1}
          wire [63:0] debug data4 = {3'b0,beat done, 3'b0, beat enable,3'b0, note done, 3'b0,
note enable,
                                                                            beat1, note2, note1};
//// debug data5 = \{note2, note1, beat2, beat1\}
          wire [63:0] debug data5 = {note2, note1, beat2, douta};
/// debug data6
```

```
wire [63:0] debug data6 = \{28'b0,1'b0, \text{ send data}, 3'b0, \text{ final received data}\};
/// debug data7
          wire [63:0] debug data7 = {3'b0, staff done, 1'b0, line, note2, note1,
                                                                          2'b0,start vcnt,1'b0
,start hcnt};
          assign debug data = (sw test == 1)? debug data6 : debug data7;
          display 16hex hexdisp1(reset, clk, debug data, // "dispdata" replaced with
"debug data"
                       disp blank, disp clock, disp rs, disp ce b,
                       disp_reset_b, disp_data_out);
// Instantiate the bram
          bram1
brammem1(.addr(bram_addr),.clk(clock_65mhz),.din(bram_mem_in),.dout(bram_mem_out),.we(
bram we));
          bram2
brammem2(.addra(addra),.addrb(addrb),.clka(clock 65mhz),.clkb(clock 27mhz),.dina(dina),.dout
a(douta),
                                             .doutb(doutb),.wea(wea));
```

```
// Instantiate the filter
          zbt to bram #(170)
zbtbram1(.clk(clock 65mhz),.reset(reset),.vr pixel(vr pixel),.bram mem in(bram mem in));
// Instantiate bram display
          bram display #(44,64,713)
br display1(.reset(reset),.clk(clock 65mhz),.hcount(hcount),
                                            .vcount(vcount),.br pixel(br pixel),.bram addr1(bra
m addr1),.bram mem out1(bram mem out));
//Instantiate the minor fsm
          minor fsm
sfsm(.clk(clock 65mhz),.reset(reset),.enable mfsm(enable mfsm),.staff done(staff done),
                                            .note done(note done),.beat done(beat done),.done
mfsm(done mfsm), staff enable(staff enable),
                                           .note enable(note enable),.beat enable(beat enable)
);
//instantiate the staff display
          staff display #(44,64,713,500)st display1(.reset(reset),
.clk(clock 65mhz),.staff done(staff done),.hcount(hcount),
                                           .vcount(vcount),.start hcnt(start hcnt),.end hcnt(star
t hent),.start vent(start vent),
                                           .end vcnt(end vcnt),.st pixel(st pixel),.bram addr2(
bram addr2),.bram mem out2(bram mem out));
```

```
// Instantiating the staff finder module
          staff finder #(44,64,713,500) st finder1(.reset(reset),
.clk(clock 65mhz),.staff enable(staff enable),
                                    .bram mem out3(bram mem out),.bram addr3(bram addr3
),.staff done(staff done),
                                    .start hent(start hent), .start vent(start vent),
.second vent(second vent),.third vent(third vent),
                                    .fourth vcnt(fourth vcnt),.end vcnt(end vcnt),.line(line));
          assign mux pixel = (sw test == 0)? vr pixel: ((sw test == 1)? br pixel: ((sw test ==
2)? st pixel: vr pixel));
// Instantiate the count space module
          count space2 #(44,64,713,500) cnt space1
(.clk(clock 65mhz),.reset(reset),.s hcnt(s hcnt),.e hcnt(e hcnt),
                                            .vcnt1 two(vcnt1 two),.vcnt1 three(vcnt1 three),.vc
nt1 four(vent1 four),
                                            .vcnt1 five(vcnt1 five),.vcnt2 one(vcnt2 one),.vcnt
2 two(vcnt2 two),
                                            .vcnt2 three(vcnt2 three),.vcnt2 four(vcnt2 four),.b
ram mem out4(bram mem out),
                                            .enable cnt(enable cnt),.pixel cnt1(pixel cnt1),.pixe
1 cnt2(pixel cnt2),
                                            .pixel_cnt3(pixel_cnt3),.pixel cnt4(pixel cnt4),.bram
addr4(bram addr4),.cnt done(cnt done),
```

#### .hcnt(hcnt),.vcnt(vcnt));

```
// Instantiating note finder
          note finder \#(2,35)
          nf 1(.clk(clock 65mhz),.reset(reset),.note enable(note enable),.start hcnt(start hcnt),
.local scan done(local scan done),.cnt done(cnt done),.pixel cnt1(pixel cnt1),
.pixel cnt2(pixel cnt2),.pixel cnt3(pixel cnt3),.pixel cnt4(pixel cnt4),.note done(note done),
                      .marker(marker),.s hcnt(s hcnt),.e hcnt(e hcnt),.enable cnt(enable cnt),
.enable local scan(enable local scan),.note1(note1),.note2(note2),.note1 cnt(note1 cnt),
                      .note2 cnt(note2 cnt));
// instantiate local scan
          scan local #(44,64,713,500) lscan1
(.clk(clock 65mhz),.reset(reset),.s hcnt(s hcnt),.e hcnt(e hcnt),
                                     .start vcnt(start vcnt),.
end vcnt(end vcnt),.bram mem out5(bram mem out),
                                     .enable local scan(enable local scan),.bram addr5(bram a
ddr5),.vcnt1 one(vcnt1 one),
                                     .vcnt1 two(vcnt1 two),.vcnt1 three(vcnt1 three),.vcnt1 fou
r(vcnt1 four),.vcnt1 five(vcnt1 five),
                                     .vcnt2 one(vcnt2 one),.vcnt2 two(vcnt2 two),.vcnt2 three(
vcnt2 three),.vcnt2 four(vcnt2 four),
                                     .vcnt2 five(vcnt2 five),.local scan done(local scan done),.
local line2(local line2));
```

```
// Instantiate the bram decision
         bram decision br d1(.clk(clock 27mhz),
.reset(reset),.addr1(bram addr1),.addr2(bram addr2),
.addr3(bram addr3),.addr4(bram addr4),.addr5(bram addr5),.sw test(sw test),
.staff enable(staff enable),.staff done(staff done),.cnt done(cnt done),
.enable cnt(enable cnt), enable local scan(enable local scan),
.local scan done(local scan done),.bram addr(bram addr),.bram we(bram we));
// Instantiate the beat finder module
          beat finder #(200,250,300) bf 1(.clk(clock 65mhz),
.reset(reset),.beat enable(beat enable),.note1 cnt(note1 cnt),
                                           .note2 cnt(note2 cnt),.beat1(beat1),.beat2(beat2),.be
at_done(beat_done));
//Instantiate the final bram where data is stored for lance
          note bram #(2) nb1(.clk(clock 65mhz), .reset(reset), .note1(note1),
.note2(note2),.beat1(beat1), .beat2(beat2),
                                                  .note bram enable(note bram enable),.addra
1(addra1),.dina(dina),.note bram done(note bram done));
/////////END Of DILINI'S CODE ///////////
```

```
reg [5:0] count_clk;
wire clk_pulse;
reg clock_1mhz;
/// This module will handle the connection of two labkits
always @(posedge clock_65mhz) begin
        if (reset \parallel (count clk[5:0] == 6'h20))
            count clk <= 6'b0;
        else count_clk<= count_clk + 1;</pre>
end
assign clk pulse = (count clk[5:0] == 6'h20);
                                        // counting up to a 2.somthing Mhz
always @(posedge clock 65mhz) begin
        if (clk_pulse) clock_1mhz <= ~clock_1mhz; // generating a 1Mhz square
wave from a 2Mhz pulse
```

```
end
//----//
//Dilini -> Lance @ dilini's end
reg data_to_lance, lance_ready;
reg data_out;
reg [4:0] talk_cnt;
wire dilini_ready;
always @(posedge clock_1mhz) begin
         if (reset) begin
                                        <= 5'b0;
             talk_cnt
             data_to_lance <= 1'b0;
             lance_ready
                         <= 1'b0;
         end
         else if (talk_cnt != 5'd27) begin
             data_out
                                       <= send_data[talk_cnt];
             talk cnt
                                       \leq talk cnt + 1;
             lance_ready <= 1'b0;
         end
```

```
else begin
              lance_ready <= 1'b1;
              talk cnt
                                     <= 5'b0;
          end
end
// Lance -> Dilini @ Dilini's end
always @(negedge clock 1mhz) begin
          if (reset)
              received data
                                     <= 5'b0;
          else if (!dilini_ready)
              received data
                                            <= {data in, received data[4:1]};
          else if (dilini_ready) final_received_data <= received_data;</pre>
end
          // user assignments
assign {dilini ready, data in} = user1[1:0];
assign user2 = {29'hZ,clock_1mhz, lance_ready, data_out};
assign enable audio = done mfsm? 1'b1: 1'b0;
assign addrb = final_received_data[2:0];
```

```
assign send data = {volume, enable audio, instrument select, play signal, pause signal,
stop signal, doutb};
reg [2:0] state;
// // Logic Analyzer
       assign analyzer1 data = {8'b0, state, talk cnt};
       //assign analyzer1 clock = clock 65mhz;
       assign analyzer3 data = {final received data,
received data, dilini ready, lance ready, data in, data out,
                                                clock 1mhz,clock 65mhz};
 assign analyzer3 clock = clock 65mhz;
//
          fixed box for orientation
//
//
// box shown on the display for determining where to place the staff in front of the
camera.
       reg box;
       always @ (posedge clk)
       box <= ((hcount == 64 && vcount < 590) | hcount == 737 | vcount == 200 | vcount ==
544);
```

```
//
            frequency display box
//
//
// box that displays which frequency is being played. Uses an LUT.
        wire [6:0] X AXIS PIXEL START = 60;
        wire [9:0] Y_AXIS_TOP = 620;
        wire [9:0] Y AXIS BOTTOM = 720;
        wire frequency box = (hcount >= 44 & hcount <= 414 & vcount >= 600 & vcount <=
        // region for box
760);
        wire [9:0] frequency;
                              //frequencies to be displayed
        reg frequency bar, axes;
        //
                  LUT for notes/frequencies
        //
        //
        reg [15:0] note;
        always @ (posedge clock_65mhz)
            begin
                  if (addrb == 3'd1) note \leq note1;
                  else if (addrb == 3'd2) note \leq= note2;
```

end

```
parameter F = 350;
parameter G = 392;
parameter A = 440;
parameter B = 494;
parameter C = 524;
parameter D = 587;
parameter E = 659;
assign frequency = reset ? 330:
                                        ((note[1:0] == 3) ? F :
                                        ((note[3:2] == 3) ? G :
                                        ((note[5:4] == 3) ? A :
                                        ((note[7:6] == 3) ? B :
                                        ((note[9:8] == 3) ? C :
                                        ((note[11:10] == 3) ? D:
                                        ((note[13:12] == 3) ? E : 330))))));
         //
                    pipeline the frequency bar and x-axis displays
         //
         //
         always @(posedge clock_65mhz)
         begin
```

```
frequency bar <= ((hcount == (frequency+X AXIS PIXEL START-330)) &&
                          (vcount >= Y AXIS TOP && vcount <=Y AXIS BOTTOM));
         axes \le (hcount \ge 64 \&\& hcount \le 390 \&\& vcount = 720);
         end
         // x-axis of frequency box ranges from 330hz to 660hz (F through E on the treble clef)
         wire [63:0] cstring4 = "FREQ(HZ)";
         wire [63:0] cstring5 = "330";
                                        //low E
         wire [63:0] cstring6 = "660";
                                        //high E
         wire [2:0] cdpixel4;
         wire [2:0] cdpixel5;
         wire [2:0] cdpixel6;
         // string displays for frequency box
 char string display3 cd4(clock 65mhz,hcount,vcount, //FREQ(HZ)
                     cdpixel4,cstring4,11'd80,11'd730);
         char string display4 cd5(clock 65mhz,hcount,vcount, //330
                     cdpixel5,cstring5,11'd60,11'd721);
         char_string_display4 cd6(clock_65mhz,hcount,vcount, //660
                     cdpixel6,cstring6,11'd340,11'd721);
//
//
             underline notes as they are played
//
```

```
// get start hent and end vent from Dilini. start hent is where Dilini starts evaluating
the staff.
          reg [10:0] x coordinate; // x-coordinate of underline
          wire [10:0] y coordinate = end vcnt+10; // y-coordinate of underline for single line of
staff;
           // change if multiple lines are read
          wire [10:0] underline width = marker; // "marker" is Dilini's word for width of region
that's evaluated.
          //For Jing, this is width of underline.
          reg underline;
          //pipeline underline display
          always @ (posedge clock 65mhz)
          begin
          underline \leq (hcount \geq x coordinate && hcount \leq x coordinate + underline width
               && vcount \geq y coordinate && vcount \leq y coordinate + 3);
          if (reset) x coordinate <= start hcnt;
          // since the note from addrb[0] is played while note from addrb[1] is fetched, and only
two notes
          // are being played, move x coordinate as follows.
          else if ((addrb == 3'd1) \parallel (addrb == 3'd2)) x coordinate <= start hcnt + (addrb - 1'd1) *
marker;
```

end

```
//
//
            mouse
//
wire [11:0] mx, my;
        wire [2:0] btn click;
        ps2 mouse xy m1(clk, reset, mouse clock, mouse data, mx, my, btn click);
 reg [7:0]
            pixel;
 wire
        b,hs,vs;
        // little box to display the mouse
 wire [3:0] WIDTH = 10;
 wire [3:0] HEIGHT = 10;
        wire cursor box = ((hcount \ge mx[9:0] \&\& hcount < (mx[9:0]+WIDTH)) \&\&
         (vcount \ge my[9:0] \&\& vcount < (my[9:0] + HEIGHT)));
 delayN dn1(clk,hsync,hs); // delay by 3 cycles to sync with ZBT read
 delayN dn2(clk,vsync,vs);
 delayN dn3(clk,blank,b);
// select output pixel data; mux_pixel is in charge of the camera display and the mouse.
```

```
assign mux pixel = (sw test == 0)? (cursor box? 8'hFF: vr pixel): ((sw test == 1)?
br_pixel:
                                           ((sw test == 2)? st pixel: (cursor box?
8'hFF: vr_pixel)));
 always @(posedge clk)
  begin
  pixel <= switch[0] ? {hcount[8:6],5'b0} : mux pixel;
  end
//
//
            play/pause/stop buttons
// the x and y coordinates of the top left corner of the buttons
        wire [9:0] play button x = 500;
        wire [9:0] play button y = 600;
        wire [9:0] pause button x = 500;
        wire [9:0] pause button y = 640;
        wire [9:0] stop button x = 500;
        wire [9:0] stop button y = 680;
        //play button, pause button and stop button are the regions in which the buttons are
displayed.
        reg play button;
```

```
reg pause button;
          reg stop_button;
          //play button area, etc. are the regions where, when the mouse clicks, the
corresponding functionality is enabled.
          reg play_button_area;
          reg pause_button_area;
          reg stop button area;
          parameter [2:0] STOP=0;
          parameter [2:0] PLAY=1;
          parameter [2:0] PAUSE=2;
//
          pipelining the button regions and button displays.
          always @ (posedge clk)
          begin
              play_button \leq (hcount \geq play_button_x && hcount \leq play_button_x + 64 &&
                                                  vcount >= play button y && vcount <=
play_button_y + 24);
              pause button \leq (hount \geq pause button x && hount \leq pause button x + 80
&&
                                                  vcount >= pause button y && vcount <=
pause_button_y + 24);
              stop button \leq (hcount \geq stop button x && hcount \leq stop button x + 64 &&
                                                  vcount >= stop_button_y && vcount <=</pre>
stop button y + 24);
```

```
play_button_area <= (mx >= play_button_x && mx <= play_button_x + 64 &&
                                                  my >= play button y && my <=
play button y + 24);
              pause button area \leq (mx \geq pause button x && mx \leq pause button x + 80
&&
                                                  my >= pause button y && my <=
pause button y + 24);
              stop button area \leq (mx \geq stop button x && mx \leq stop button x + 64 &&
                                                  my >= stop button y && my <=
stop button y + 24);
//output stop, play and pause signals from FSM to Lance. Stop is default state, enabled when reset
is enabled.
              if (reset)
              begin
                     state <= STOP;
                     play signal \leq 0;
                     pause signal \leq 0;
                     stop signal \leq 1;
              end
              else begin
                     case (state)
                                    STOP: begin
                                                         play_signal <= 0;
                                                         pause signal \leq 0;
```

```
stop signal \leq 1;
                                                            if (btn_click == 3'b100 &&
play button area) state <= PLAY;
                                                    end
                                     PLAY: begin
                                                            play signal \leq 1;
                                                            pause signal \leq 0;
                                                            stop_signal <= 0;
                                                            if (btn_click == 3'b100 &&
pause_button_area) state <= PAUSE;</pre>
                                                            else if (btn_click == 3'b100 &&
stop button area) state <= STOP;
                                                    end
                                     PAUSE: begin
                                                            play_signal <= 0;
                                                            pause_signal <= 1;</pre>
                                                            stop_signal <= 0;
                                                            if (btn click == 3'b100 &&
play_button_area) state <= PLAY;</pre>
                                                            else if (btn click == 3'b100 &&
stop_button_area) state <= STOP;</pre>
                                                    end
                      endcase
               end
          end
```

```
//
         character display: PLAY/PAUSE/STOP buttons.
 wire [63:0] cstring = "PLAY";
        wire [63:0] cstring2 = "PAUSE";
        wire [63:0] cstring3 = "STOP";
 wire [2:0] cdpixel;
        wire [2:0] cdpixel2;
        wire [2:0] cdpixel3;
 char string display cd(clock 65mhz,hcount,vcount,
                                                 //module char string display can
display 4-letter strings
                    cdpixel,cstring,11'd500,11'd600);
         char string display2 cd2(clock 65mhz,hcount,vcount, // module char string display2
can display 5-letter strings
                    cdpixel2,cstring2,11'd500,11'd640);
         char string display cd3(clock 65mhz,hcount,vcount,
                    cdpixel3,cstring3,11'd500,11'd680);
//
//
            instrument select
//
wire [9:0] piano button x = 600;
        wire [9:0] piano button y = 600;
        wire [9:0] violin button x = 600;
        wire [9:0] violin button y = 640;
        wire [9:0] cello button x = 600;
```

```
wire [9:0] cello button y = 680;
          wire [9:0] flute_button_x = 600;
          wire [9:0] flute button y = 720;
// regions in which buttons are displayed.
          reg piano button;
          reg violin button;
          reg cello button;
          reg flute button;
// regions that do things when mouse clicks that button.
          reg piano button area;
          reg violin button area;
          reg cello_button_area;
          reg flute button area;
//
          reg piano signal, violin signal, cello signal, flute signal; //output for Lance
          always @ (posedge clock 65mhz)
          begin
              piano button \leq (hcount \geq piano button x && hcount \leq piano button x + 80
&&
          //displays
                                                   vcount >= play button y && vcount <=
play button y + 24);
              violin button \leq (hcount \geq violin button x && hcount \leq violin button x + 96
&&
                                                   vcount >= violin button y && vcount <=
violin button y + 24);
```

```
cello button \leq (hcount \geq cello button x && hcount \leq cello button x + 80 &&
                                                 vcount >= cello button y && vcount <=
cello button y + 24);
              flute button \leq (hount \geq flute button x && hount \leq flute button x + 80 &&
                                                  vcount >= flute button y && vcount <=
flute button y + 24);
              piano button area \leq (mx \geq piano button x && mx \leq piano button x + 80
&&
         //places for mouse clicking
                                                 my >= piano button y && my <=
piano button y + 24);
              violin button area \leq (mx \geq violin button x && mx \leq violin button x + 96
&&
                                                 my >= violin button y && my <=
violin button y + 24);
              cello button area \leq (mx \geq cello button x && mx \leq cello button x + 80 &&
                                                 my >= cello button y && my <=
cello button y + 24);
```

 $flute\_button\_area <= (mx >= flute\_button\_x \&\& mx <= flute\_button\_x + 80 \&\& my >= flute\_button\_y \&\& my <= flute\_button\_y + 24);$ 

//sending out instrument select signal depending on where mouse is clicked.

```
if (btn click == 3'b100 && piano button area) instrument select <= 2'b00;
                                                                                             //
piano
              else if (btn click == 3'b100 && violin button area) instrument select <= 2'b01; //
violin
              else if (btn click == 3'b100 && cello button area) instrument select <= 2'b11; //
cello
              else if (btn_click == 3'b100 && flute_button_area) instrument_select <= 2'b10; //
flute
          end
//
          character display: PIANO/VIOLIN/CELLO/FLUTE buttons
  wire [63:0] cstring7 = "PIANO";
         wire [63:0] cstring8 = "VIOLIN";
         wire [63:0] cstring9 = "CELLO";
         wire [63:0] cstring10 = "FLUTE";
  wire [2:0] cdpixel7;
         wire [2:0] cdpixel8;
         wire [2:0] cdpixel9;
         wire [2:0] cdpixel10;
  char_string_display2 cd7(clock_65mhz,hcount,vcount,
                      cdpixel7,cstring7,11'd600,11'd600);
          char string display5 cd8(clock 65mhz,hcount,vcount,
                       cdpixel8,cstring8,11'd600,11'd640);
          char string display2 cd9(clock 65mhz,hcount,vcount,
```

```
cdpixel10,cstring10,11'd600,11'd720);
//
                                                           volume slider (the sprite)
//
//
wire volume slider box = (hcount >= 900 && hcount <= 930 && vcount >= 615 &&
                                                                                         //region of the slider box
vcount \leq 736);
                                         reg [9:0] top_of_slider;
                                         wire slider bar = (hcount >= 905 && hcount <= 925 && vcount >= top of slider &&
                                         //region of the slider bar
                                                                                                                                                                                                                vcount <= top of slider+5);
                                         always @ (posedge clock 65mhz)
                                         begin
                                                           if (reset) top of slider <= 666;
                                                           if (btn click == 3'b100 \&\& mx \ge 905 \&\& mx \le 925 \&\& my \ge 615 \&\& my \le 905 \&\& m
 736 &&
                                                                                          vcount >= top of slider &&
                                                                                          vcount <= top of slider+5) top of slider <= my; // if mouse clicks in the
region of slider box, top of slider
                                                                                                                                                                                                                                                                                                                                      // goes to where
mouse is clicked.
                                          end
```

cdpixel9,cstring9,11'd600,11'd680);

char string display2 cd10(clock 65mhz,hcount,vcount,

```
//
//
        volume adjuster (interface to ac97)
//
//
        Formula to convert pixels to volume. 736 is vocunt of bottom of slider box.
        Slider box is 121 pixels tall, and volume is 5 bits wide (32 values). Eliminating the last
two bits of temp value
        (only taking [6:2]) has the
//
        effect of dividing by 4 and rounding down. 120/4=30, which effectively converts pixel
values in slider box to volume.
        reg [7:0] temp value;
        always @ (posedge clock_27mhz)
            begin
                  if (reset) volume <= 5'd8;
                  else begin
                        temp value <= 736-top of slider;
                        volume <= temp value [6:2];
                  end
            end
        //
        //
                  end of volume slider/adjuster
```

```
//
          pipelining OR's for display.
          reg black background;
          reg freq box OR cursor box;
          reg screen OR play button;
          reg pause_button_OR_stop_button;
          reg instrument_buttons;
          reg state_buttons;
          wire screen = (hcount >= 44 & hcount <= 757 & vcount >=64 & vcount <=564);
//
          string display rgb registers.
          reg [7:0] red characters;
          reg [7:0] green_characters;
          reg [7:0] blue characters;
          always @ (posedge clock_65mhz)
              begin
              freq box OR cursor box <= frequency box | cursor box;
               state buttons <= pause button | stop button | play button;
              instrument buttons <= piano button | violin button | cello button | flute button;
//must display rgb values separately for strings; each is 1-bit, duplicated 8 times.
//cdpixel thru 3: play, pause, stop
```

```
//cdpixel 4 thru 6: freq box
//cdpixel 7 thru 10: instrument buttons
             red characters <= {8{cdpixel[2]}} | {8{cdpixel2[2]}} | {8{cdpixel3[2]}} |
{8{cdpixel7[2]}} |
                                                       {8{cdpixel8[2]}} | {8{cdpixel9[2]}} |
{8{cdpixel10[2]}};
             green characters <= {8{cdpixel[1]}} | {8{cdpixel2[1]}} | {8{cdpixel3[1]}} |
{8{cdpixel7[1]}} |
                                                              {8{cdpixel8[1]}} |
{8{cdpixel9[1]}} | {8{cdpixel10[1]}};
             blue characters <= {8{cdpixel[0]}} | {8{cdpixel2[0]}} | {8{cdpixel3[0]}} |
{8{cdpixel4[0]}} |
                                                       {8{cdpixel5[0]}} | {8{cdpixel6[0]}}|
{8{cdpixel7[0]}} | {8{cdpixel8[0]}} |
                                                       {8{cdpixel9[0]}} | {8{cdpixel10[0]}};
         region of black background, so that background is not noisy-looking. Black out
everything except for things we need.
             black background <= ~(volume slider box | freq box OR cursor box | screen |
                                                              red characters |
green characters | blue characters);
              end
//
//
         select output pixel data: muxes that determine what is displayed where for RGB
//
```

```
assign vga out red =
                                                         volume slider box? (cursor box?
8'hFF: 8'h00): (black background? 8'h00:
                                                                (underline?
                                                                8'h00: (red characters | (box?
8'h00:
                                                                (frequency box?
((frequency bar | axes | blue characters)? 8'h00:8'hFF):
                                                                pixel)))));
 assign vga out green =
                                                         volume slider box? ((cursor box |
slider bar) ? 8'hFF: 8'h00): (black background?
                                                                8'h00:
                                                                (underline? 8'h00:
(green characters | (box ? 8'h00 :
                                                                (frequency box?
                                                                ((frequency bar | axes |
blue characters) ? 8'h00 : 8'hFF) : pixel)))));
 assign vga out blue =
                                                         volume slider box? (cursor box?
8'hFF: (slider bar? 8'h00: 8'hFF)):
                                                         (black background? 8'h00:
(underline? 8'h00: (blue characters | (box? 8'h00:
                                                                (frequency box?
                                                                (axes? 8'h00:8'hFF):
pixel)))));
```

```
// assign vga_out_red = pixel; //RHS of = used to be just "pixel"
// assign vga out green = pixel; // "
// assign vga out blue = pixel;
 assign vga out sync b = 1'b1; // not used
 assign vga out pixel clock = \simclock 65mhz;
 assign vga out blank b = \sim b;
 assign vga out hsync = hs;
 assign vga out vsync = vs;
 // debugging
 assign led = ~{vram_addr[18:13],reset,switch[0]};
 reg [63:0] dispdata;
         always @(posedge clk)
  // dispdata <= {vram read data,9'b0,vram addr};</pre>
  dispdata <= {ntsc data,9'b0,ntsc addr};</pre>
endmodule
// xvga: Generate XVGA display signals (1024 x 768 @ 60Hz)
```

```
module xvga(vclock,hcount,vcount,hsync,vsync,blank);
 input vclock;
 output [10:0] hcount;
 output [9:0] vcount;
 output vsync;
 output hsync;
 output blank;
           hsync,vsync,hblank,vblank,blank;
 reg
 reg [10:0]
               hcount; // pixel number on current line
 reg [9:0] vcount;
                      // line number
 // horizontal: 1344 pixels total
 // display 1024 pixels per line
 wire
         hsyncon, hsyncoff, hreset, hblankon;
 assign hblankon = (hcount == 1023);
 assign hsyncon = (hcount == 1047);
 assign
         hsyncoff = (hcount == 1183);
 assign
          hreset = (hcount == 1343);
 // vertical: 806 lines total
 // display 768 lines
 wire
         vsyncon, vsyncoff, vreset, vblankon;
 assign vblankon = hreset & (vcount == 767);
         vsyncon = hreset & (vcount == 776);
 assign
```

```
assign vsyncoff = hreset & (vcount == 782);
  assign vreset = hreset & (vcount == 805);
  // sync and blanking
  wire
         next hblank,next vblank;
  assign next hblank = hreset ? 0 : hblankon ? 1 : hblank;
  assign next vblank = vreset ? 0 : vblankon ? 1 : vblank;
  always @(posedge vclock) begin
   hcount \le hreset ? 0 : hcount + 1;
   hblank <= next hblank;
   hsync <= hsyncon ? 0 : hsyncoff ? 1 : hsync; // active low
   vcount <= hreset ? (vreset ? 0 : vcount + 1) : vcount;
   vblank <= next vblank;
   vsync <= vsyncon ? 0 : vsyncoff ? 1 : vsync; // active low</pre>
   blank <= next_vblank | (next_hblank & ~hreset);</pre>
  end
endmodule
// generate display pixels from reading the ZBT ram
// note that the ZBT ram has 2 cycles of read (and write) latency
//
// We take care of that by latching the data at an appropriate time.
//
```

```
// Note that the ZBT stores 36 bits per word; we use only 32 bits here,
// decoded into four bytes of pixel data.
module vram display(reset,clk,hcount,vcount,vr pixel,
                 vram addr,vram read data);
  input reset, clk;
  input [10:0] hcount;
  input [9:0] vcount;
  output [7:0] vr pixel;
  output [18:0] vram addr;
  input [35:0] vram read data;
 wire [18:0] vram_addr = {1'b0, vcount, hcount[9:2]};
  wire [1:0]
               hc4 = hcount[1:0];
  reg [7:0]
               vr pixel;
               vr data latched;
  reg [35:0]
  reg [35:0]
               last vr data;
  always @(posedge clk)
   last vr data <= (hc4==2'd3)? vr data latched: last vr data;
  always @(posedge clk)
   vr data latched <= (hc4==2'd1)? vram read data: vr data latched;
```

```
always @*
                   // each 36-bit word from RAM is decoded to 4 bytes
   case (hc4)
   2'd3: vr pixel = last vr data[7:0];
   2'd2: vr pixel = last vr data[7+8:0+8];
   2'd1: vr_pixel = last_vr_data[7+16:0+16];
   2'd0: vr_pixel = last_vr_data[7+24:0+24];
   endcase
endmodule // vram display
// parameterized delay line
module delayN(clk,in,out);
 input clk;
 input in;
 output out;
 parameter NDELAY = 3;
 reg [NDELAY-1:0] shiftreg;
           out = shiftreg[NDELAY-1];
 wire
 always @(posedge clk)
  shiftreg <= {shiftreg[NDELAY-2:0],in};</pre>
```

```
endmodule // delayN
/////////////////// Filter to correct pixel color//////
/// A pixel color is allowed to change only if the two previous pixels
/// had the same color as the current pixel color
module pixel filter (input clk,
                    reset,
                    current_val,
                    output reg pixel val);
/// Old_pixel1 and old_pixel2 retains the color values of the previous two pixels
/// old val either retains the vaue of the pixel val or the current val
reg old_pixel1, old_pixel2, old_val;
always @(posedge clk) begin
         if (reset) begin
             old_pixel1
                           <= 0;
                           <= 0;
              old_pixel2
```

```
old val
                             <= 0;
         end
         else if ((old_pixel1 == old_pixel2) && (old_pixel2 == current_val)) begin
             pixel_val
                            <= current_val;
             old_pixel1
                            <= old_pixel2;
             old_pixel2
                            <= current_val;
              old_val
                                   <= current_val;
              end
         else begin
                            <= old_val;
             pixel_val
             old_pixel1
                            <= old_pixel2;
              old_pixel2
                            <= current_val;
                                   <= pixel_val;
              old_val
              end
endmodule
```

end

/////////ZBT->Filter->BRAM /////////

```
/// This module will receive 8-bit color value of each pixel from the ZBT
/// and will pass it through a filter and then store it in a BRAM
module zbt_to_bram #(parameter RANGE=170)
              (input clk,
              reset,
              input [7:0] vr_pixel,
               output bram mem in);
/// instantiate the filter
reg c val;
wire pixel_val, current_val;
pixel filter f1(.clk(clk), .reset(reset),.current val(current val),.pixel val(pixel val));
always @(posedge clk) begin
          if (vr_pixel > RANGE)
              c val <= 1; // denotes a black pixel
          else c_val <= 0; // denotes a white pixel
end
assign bram mem in = pixel val;
assign current_val = c_val;
```

```
endmodule
///////// BRAM -> xvga ///////////
/// This module will take data from BRAM
/// and convert it to a pixel value to be
/// displayed on the screen
module bram_display #(parameter XSTART=44,
                    YSTART=64,
                    XRANGE=713)
  (input reset, clk,
  input [10:0] hcount,
  input [9:0] vcount,
  output reg [7:0] br pixel,
  output reg [18:0] bram_addr1,
  input bram mem out1);
  always @(posedge clk) begin
                    if (((hcount >= 44) && (vcount >=64)) && ((hcount <=757) && (vcount
<=564))) begin
                           br pixel <= bram_mem_out1 ? 8'b1111_1111: 8'b0;
                           bram addr1
                                         <= (hcount - XSTART) + ((vcount -
YSTART)*XRANGE) + (vcount - YSTART);
```

end

```
else br pixel \le 8'b0;
         end
endmodule // bram display
Staff Finder module:
// This module will analyze the each pixel value stored in the
// BRAM within the small window. Then will try to locate
// where the begining and end of the staff is depending
// on black pixel count.
module staff finder #(parameter XSTART=44,
                    YSTART=64,
                    XRANGE=713,
                    YRANGE=500)
                    (input reset, clk,
                                               // clk & reset signals
             input staff enable,
                                        // enable signal from minor FSM (temp switch[2])
                    input bram mem out3,
                                                     // bram mem output
             output reg [18:0] bram addr3,
                                              // bram mem address
                                              // idicates that a staff is found
                    output reg staff done,
                    output reg [10:0] start_hcnt, // hcount of the begining of the first staff line
```

```
output reg [9:0] start vent,
                                            // vcount of the begining of the last staff line
                      output reg [9:0] second_vcnt,
                      output reg [9:0] third vent,
                      output reg [9:0] fourth vent,
                      output reg [9:0] end vcnt,
                      output reg [2:0] line);
reg [10:0] h_cnt;
reg [9:0] v cnt;
reg [10:0] white_cnt; // # of white pixels in a row
reg [10:0] black_cnt; // # of black pixels in a row
reg [10:0] temp start hent;
reg [9:0] temp start vent, temp second vent, temp third vent, temp fourth vent,
temp end vcnt;
reg flag;
 always @(posedge clk) begin
          if (reset) begin
               line
                                     <= 3'b0;
               white cnt
                              <= 11'b0;
               black ent
                              <= 11'b0;
               h cnt
                                     <= 11'd64;
               v\_cnt
                                     <= 10'd84;
               staff done
                              <= 1'b0;
               start hent
                              <= 11'b0;
```

```
<= 10'b0;
                                                               start vent
                                                               end_vcnt
                                                                                                                                                                <= 10'b0;
                                                               second vcnt \leq 10'b0;
                                                               third vent
                                                                                                                               <= 10'b0;
                                                               fourth vent
                                                                                                                               <= 10'b0;
                                                                flag
                                                                                                                                                                <= 1'b0;
                                           end
                                            else if (staff enable && !staff done) begin
                                                               if (((h_cnt \ge (XSTART + 20)) & (v_cnt \ge (YSTART + 20))) & ((h_cnt \ge (YSTART + 20)))) & ((h_cnt \ge (YSTART + 20))) & ((h_cnt \ge (YSTART + 20)))
<=737)
                                                                                                && (v_cnt <=544))) begin
                                                                                                bram addr3 \leq (h cnt - XSTART) + ((v cnt - YSTART)*XRANGE) +
(v_cnt - YSTART);
                                                                                                                                                                                                                                                             // all the five lines were found
                                                                                                if (line == 5) begin
                                                                                                                                                                                               <= 11'b0;
                                                                                                                               white_cnt
                                                                                                                               black ent
                                                                                                                                                                                                <= 11'b0;
                                                                                                                               staff done
                                                                                                                                                                                               <= 1'b1;
                                                                                                end
                                                                                                else if (white cnt >=100) begin //row is a space scan the next row
                                                                                                                                                                                               \leq v cnt + 1;
                                                                                                                               v cnt
                                                                                                                               white cnt
                                                                                                                                                                                               <= 11'b0;
                                                                                                                               black_cnt
                                                                                                                                                                                               <= 11'b0;
```

```
<= 11'd64;
      h cnt
       flag
              <= flag ? 1'b0 : flag;
end
else if (black cnt \geq= 100) begin
                                 // row is a line
       line
                     \leq flag ? line : (line + 1);
       flag
                     <= 1'b1;
                     <= 11'd64;
      h_cnt
                     \leq v cnt + 1;
       v cnt
       white_cnt
                     <= 11'b0;
       black_cnt
                     <= 11'b0;
       if (line == 0) start hcnt <= temp start hcnt;
       case (line)
       3'd0: start_vcnt
                            <= temp_start_vcnt;
                            <= temp second vcnt;
       3'd1: second vcnt
                            <= temp_third_vcnt;
       3'd2: third vent
       3'd3: fourth_vent
                            <= temp_fourth_vcnt;
       3'd4: end_vcnt
                             <= temp end vcnt;
       endcase
end
```

else if ((bram\_mem\_out3 == 0) && (black\_cnt == 0)) begin //
1st black pixel in a line

```
h cnt
                    <= h_cnt + 1;
      if (!flag) begin
             if (line == 0) temp_start_hcnt <= h_cnt;
             case (line)
             3'd0: temp_start_vcnt <= v_cnt;
             3'd1: temp_second_vcnt <= v_cnt;
             3'd2: temp_third_vcnt <= v_cnt;
             3'd3: temp_fourth_vcnt <= v_cnt;
             3'd4: temp_end_vcnt <= v_cnt;
             endcase
      end
end
else if (bram mem out3 == 1) // just another white pixel
begin
                   <= white_cnt + 1;
      white cnt
      h_{cnt} \leq h_{cnt} + 1;
end
else if ((bram_mem_out3 == 0)) begin // just another black pixel
                    <= black_cnt + 1;
      black_cnt
```

black\_cnt

<= black\_cnt + 1;

```
\leq h cnt + 1;
                          h cnt
                    end
             end
             else staff done <= 1'b1;
         end
end
endmodule
             // staff_finder
Staff Display module:
// This module will display the results generated by the
// staff module. Attempts to show where the staffs are.
module staff display #(parameter XSTART=44,
                    YSTART=64,
                    XRANGE=713,
                    YRANGE=500)
                    (input reset, clk,
                    input [10:0] hcount,
                    input [9:0] vcount,
                          input staff_done,
                                                      // heount of the begining of the first
                           input [10:0] start hent,
staff line
                          input [10:0] end_hcnt,
                                                      // hcount of the end of the first staff
line
```

```
input [9:0] start vent,
                                        // vcount of the begining of the last staff line
                           input [9:0] end vcnt, // vcount of the end of the last staff line
                    output reg [7:0] st pixel,
                    output reg [18:0] bram addr2,
                    input bram mem out2);
always @(posedge clk) begin
         if (staff done) begin
             if (((hcount >= start hcnt) && (vcount >= start vcnt)) && ((hcount <= 737)
                    && (vcount <= end_vcnt))) begin
                           st pixel <= bram mem out2 ? 8'b1111 1111: 8'b0;
                           bram addr2 <= (hcount - XSTART) + ((vcount -
YSTART)*XRANGE) + (vcount - YSTART);
              end
             else st_pixel <= 8'b0;
         end
end
endmodule // staff display
Note Finder module
// This module will take in the coordinates of
```

```
// the staff given from the staff finder and will
// try to located where each note is. To start with
// I assumed that there's only three notes on the staff
// evenly spaced apart
module note finder1 #(parameter NOTE NUMBER = 2, // # of notes in one staff (multiple of 2)
                           SPACE RANGE = 50) // # black pixel counts in a space for a
semibreve
                 (input clk, reset, note1 enable,
                 input [10:0] start hent,
                       input local scan done,
                 input cnt done,
                                             // from the count space module
                 input [14:0] pixel cnt1,
                                             // counter w/ # black pixels in space 1
                 input [14:0] pixel cnt2,
                                             // counter w/ # black pixels in space 2
                 input [14:0] pixel cnt3,
                                             // counter w/ # black pixels in space 3
                 input [14:0] pixel cnt4,
                                             // counter w/ # black pixels in space 4
                 output reg note1 done,
                                             // to the minor FSM
                 output [10:0] marker,
                 output reg [10:0] s hcnt,
                                             // hount of the start of the space
                 output reg [10:0] e hcnt,
                                             // hount of the end of the space
                 output reg enable cnt,
                       output reg enable local scan,
```

```
reg [15:0] note;
parameter a = 16'h30;
                            // note definition
parameter b = 16'hc0;
parameter c = 16'h300;
parameter d = 16'hc00;
parameter e = 16'h3000;
parameter f = 16h3;
parameter g = 16'hc;
assign marker = 11'd300;
always @(posedge clk)begin
         if (reset | !note1_enable) begin
              note1_done
                                   <= 1'b0;
              enable_cnt
                                   <= 1'b0;
              enable_local_scan
                                   <= 1'b0;
                                   <= start hcnt + marker;
              e hcnt
                                   <= start_hcnt;
              s_hcnt
              note1
                                           <= 16'b0;
```

output reg [15:0]note1,

output reg [31:0] note1\_cnt);

```
end
          else if (note enable && !note done) begin
              if (!local_scan_done)
                     enable_local_scan
                                           <= 1'b1;
              else if (local_scan_done)
                      enable cnt
                                                   <= 1'b1;
              else if (cnt_done) begin
                      enable_local_scan
                                          <= 1'b0;
                      enable cnt
                                                  <= 1'b0;
                                                  <= pixel cnt1 + pixel cnt2 + pixel cnt3 +</pre>
                      note1 cnt
pixel_cnt4;
                                                  <= 1'b1;
                      note1 done
                      // analysing the individual spaces
                      if ((pixel cnt1 >= pixel cnt2) && (pixel cnt1 > pixel cnt3)
                             && (pixel_cnt1 > pixel_cnt4)) begin
                                                          // 1st space is largest
                                    if (pixel_cnt2 <= (SPACE_RANGE + 20)) note1 <= e;
          // note is E
                                                                 note1 \leq d;
                                                                                      // note is
                                    else
D
                      end
```

<= 32'b0;

note1 cnt

```
else if ((pixel cnt2 \geq= pixel cnt3) &&
                       (pixel_cnt2 > pixel_cnt4)) begin // 2nd space is largest
                            if (pixel cnt3 <= SPACE RANGE) note1 <= c;
                                                                          //
note is C
                             else
                                                   note1 \leq b;
                                                                     // note is
В
                 end
                 else if (pixel cnt3 >= pixel cnt4) begin
                                                         // 3rd space is largest
                            if (pixel cnt4 <= SPACE RANGE) note1 <= a;
                                                                          //
note is A
                             else
                                                   note1 \leq g;
                                                                    // note is
G
                 end
                 else note1
                            \leq f;
                                        // note is F
                 //else note <= 16'b0;
           end
        end
end
endmodule // note1_finder
Verilog Code for Audio Generator
lab4.v
`default nettype none
// bi-directional monaural interface to AC97
```

module lab4audio ( input wire clock 27mhz, input wire reset, input wire [4:0] volume, output wire [7:0] audio in data, input wire [17:0] audio out data, output wire ready, // ac97 interface signals output reg audio reset b, output wire ac97 sdata out, input wire ac97 sdata in, output wire ac97 synch, input wire ac97 bit clock wire [7:0] command address; wire [15:0] command data; wire command valid; wire [19:0] left in data, right in data; wire [19:0] left out data, right out data; // wait a little before enabling the AC97 codec reg [9:0] reset count; always @(posedge clock 27mhz) begin if (reset) begin audio reset b = 1'b0; reset count = 0; end else if (reset\_count == 1023) audio reset b = 1'b1; else reset count = reset count+1; end wire ac97 ready; ac97 ac97 (.ready (ac97 ready), .command address(command address), .command data(command data), .command valid(command valid), .left data(left out data), .left valid(1'b1), .right data(right out data), .right valid(1'b1), .left\_in\_data(left\_in\_data), .right\_in\_data(right\_in\_data), .ac97 sdata out(ac97 sdata out), .ac97 sdata in(ac97 sdata in), .ac97 synch(ac97 synch), .ac97 bit clock(ac97 bit clock)); // ready: one cycle pulse synchronous with clock 27mhz reg [2:0] ready sync; always @ (posedge clock 27mhz) ready sync <= {ready sync[1:0], ac97 ready};</pre> assign ready = ready sync[1] & ~ready sync[2]; reg [17:0] out data;

always @ (posedge clock 27mhz)

```
if (ready) out data <= audio out data;
  assign audio in data = left in data[19:12];
  assign left out data = {out data, 2'b00};
  assign right out data = left out data;
  // generate repeating sequence of read/writes to AC97 registers
  ac97commands cmds(.clock(clock 27mhz), .ready(ready),
                     .command address(command address),
                     .command data(command data),
                     .command valid(command valid),
                     .volume(volume),
                     .source(3'b000));
                                           // mic
endmodule
// assemble/disassemble AC97 serial frames
module ac97 (
  output reg ready,
  input wire [7:0] command address,
  input wire [15:0] command data,
  input wire command valid,
  input wire [19:0] left data,
  input wire left valid,
  input wire [19:0] right data,
  input wire right valid,
  output reg [19:0] left in data, right in data,
  output reg ac97 sdata out,
  input wire ac97 sdata in,
  output reg ac97 synch,
  input wire ac97_bit_clock
);
  reg [7:0] bit count;
  reg [19:0] 1 cmd addr;
  reg [19:0] 1 cmd data;
  reg [19:0] l_left_data, l_right_data;
  reg 1 cmd v, 1 left v, 1 right v;
  initial begin
    ready <= 1'b0;
    // synthesis attribute init of ready is "0";
    ac97 sdata out <= 1'b0;
    // synthesis attribute init of ac97 sdata out is "0";
    ac97 synch <= 1'b0;
    // synthesis attribute init of ac97 synch is "0";
    bit count <= 8'h00;</pre>
    // synthesis attribute init of bit count is "0000";
    1 \text{ cmd } v \le 1'b0;
    // synthesis attribute init of 1 cmd v is "0";
    l left v <= 1'b0;</pre>
    // synthesis attribute init of l left v is "0";
    1 right v <= 1'b0;</pre>
    // synthesis attribute init of l right v is "0";
```

```
left in data <= 20'h00000;</pre>
  // synthesis attribute init of left in data is "00000";
  right in data <= 20'h00000;
  // synthesis attribute init of right in data is "00000";
end
always @(posedge ac97 bit clock) begin
  // Generate the sync signal
  if (bit count == 255)
    ac97 synch <= 1'b1;
  if (bit count == 15)
    ac97 synch <= 1'b0;
  // Generate the ready signal
  if (bit count == 128)
    ready <= 1'b1;
  if (bit count == 2)
    ready <= 1'b0;
  // Latch user data at the end of each frame. This ensures that the
  // first frame after reset will be empty.
  if (bit count == 255) begin
    1 cmd addr <= {command address, 12'h000};</pre>
    1 cmd data <= {command data, 4'h0};</pre>
    1 cmd v <= command valid;</pre>
    l left data <= left data;</pre>
    l left v <= left valid;</pre>
    l right data <= right data;</pre>
    l right v <= right valid;</pre>
  if ((bit count >= 0) && (bit count <= 15))
    // Slot 0: Tags
    case (bit count[3:0])
      4'h0: ac97 sdata out <= 1'b1;
                                            // Frame valid
      4'h1: ac97 sdata out <= 1 cmd v;
                                           // Command address valid
                                            // Command data valid
      4'h2: ac97 sdata out <= 1 cmd v;
      4'h3: ac97 sdata out <= l left v; // Left data valid
      4'h4: ac97 sdata out <= l right v; // Right data valid
      default: ac97 sdata out <= 1'b0;</pre>
    endcase
  else if ((bit count >= 16) && (bit count <= 35))
    // Slot 1: Command address (8-bits, left justified)
    ac97 sdata out <= 1 cmd v ? 1 cmd addr[35-bit count] : 1'b0;</pre>
  else if ((bit count >= 36) && (bit count <= 55))
    // Slot 2: Command data (16-bits, left justified)
    ac97 sdata out <= 1 cmd v ? 1 cmd data[55-bit count] : 1'b0;</pre>
  else \overline{\text{if}} ((bit count >= 56) && (bit count <= 75)) begin
    // Slot 3: Left channel
    ac97 sdata out <= l left v ? l left data[19] : 1'b0;</pre>
    l left data <= { l left data[18:0], l left data[19] };</pre>
  else if ((bit count >= 76) && (bit count <= 95))
    // Slot 4: Right channel
```

```
ac97 sdata out <= l right v ? l right data[95-bit count] : 1'b0;</pre>
    else
      ac97 sdata out <= 1'b0;
    bit count <= bit count+1;</pre>
  end // always @ (posedge ac97 bit clock)
  always @(negedge ac97 bit clock) begin
    if ((bit count >= 57) && (bit count <= 76))
      // Slot 3: Left channel
      left in data <= { left in data[18:0], ac97 sdata in };</pre>
    else if ((bit count >= 77) && (bit count <= 96))
      // Slot 4: Right channel
      right in data <= { right in data[18:0], ac97 sdata in };</pre>
  end
endmodule
// issue initialization commands to AC97
module ac97commands (
  input wire clock,
  input wire ready,
  output wire [7:0] command address,
  output wire [15:0] command data,
  output reg command valid,
  input wire [4:0] volume,
  input wire [2:0] source
);
  reg [23:0] command;
  reg [3:0] state;
  initial begin
    command <= 4'h0;</pre>
    // synthesis attribute init of command is "0";
    command valid <= 1'b0;</pre>
    // synthesis attribute init of command valid is "0";
    state <= 16'h0000;
    // synthesis attribute init of state is "0000";
  end
  assign command address = command[23:16];
  assign command data = command[15:0];
 wire [4:0] vol;
  assign vol = 31-volume; // convert to attenuation
  always @(posedge clock) begin
    if (ready) state <= state+1;</pre>
    case (state)
      4'h0: // Read ID
          command <= 24'h80 0000;
          command valid \leq 1'b1;
        end
```

```
4'h1: // Read ID
       command <= 24'h80 0000;
     4'h3: // headphone volume
       command <= { 8'h04, 3'b000, vol, 3'b000, vol };
     4'h5: // PCM volume
       command <= 24'h18 0808;
     4'h6: // Record source select
       command <= { 8'h1A, 5'b00000, source, 5'b00000, source};
     4'h7: // Record gain = max
       command <= 24'h1C 0F0F;</pre>
     4'h9: // set +20db mic gain
       command <= 24'h0E 8048;
     4'hA: // Set beep volume
       command <= 24'h0A 0000;
     4'hB: // PCM out bypass mix1
       command <= 24'h20 8000;
     default:
       command <= 24'h80 0000;
   endcase // case(state)
  end // always @ (posedge clock)
endmodule // ac97commands
//
// 6.111 FPGA Labkit -- Template Toplevel Module
// For Labkit Revision 004
// Created: October 31, 2004, from revision 003 file
// Author: Nathan Ickes, 6.111 staff
module lab4(
 // Remove comment from any signals you use in your design!
 output wire /*beep,*/ audio reset b, ac97 synch, ac97 sdata out,
  input wire ac97 bit clock, ac97 sdata in,
 // VGA
 //output wire [7:0] vga out red, vga out green, vga out blue,
  //output wire vga out sync b, vga out blank b, vga out pixel clock,
vga_out_hsync, vga_out_vsync,
  // NTSC OUT
  /*
 output wire [9:0] tv out ycrcb,
 output wire tv out reset b, tv out clock, tv out i2c clock, tv out i2c data,
 output wire tv out pal ntsc, tv out hsync b, tv out vsync b, tv out blank b,
 output wire tv out subcar reset;
 */
 // NTSC IN
```

```
input wire [19:0] tv in ycrcb,
  input wire tv in data valid, tv in line clock1, tv in line clock2, tv in aef,
tv in hff, tv in aff,
  output wire tv in i2c clock, tv in fifo read, tv in fifo clock, tv in iso,
tv in reset b, tv in clock,
  inout wire tv in i2c data,
  */
  // ZBT RAMS
  //inout wire [35:0] ram0 data,
  //output wire [18:0] ram0 address,
  //output wire /* ram0 adv ld, */ ram0 clk, ram0 cen b, /* ram0 ce b, */ /*
ram0 oe b, */ ram0 we b,
  //output wire [3:0] ram0 bwe b,
  /*
  inout wire [35:0]ram1 data,
  output wire [18:0]ram1 address,
  output wire ram1 adv ld, ram1 clk, ram1 cen b, ram1 ce b, ram1 oe b,
ram1 we b,
  output wire [3:0] ram1 bwe b,
  input wire clock feedback in,
  output wire clock feedback out,
  */
  // FLASH
  inout wire [15:0] flash data,
  output wire [23:0] flash address,
  output wire flash ce b, flash oe b, flash we b, flash reset b, flash byte b,
  input wire flash sts,
  */
  // RS232
  output wire rs232 txd, rs232 rts,
  input wire rs232 rxd, rs232 cts,
  // PS2
  //inout wire mouse clock, mouse data,// keyboard clock, keyboard data,
  // FLUORESCENT DISPLAY
  output wire disp blank, disp clock, disp rs, disp ce b, disp reset b,
  //input wire disp data in,
  output wire disp data out,
  // BUTTONS, SWITCHES, LEDS
  input wire button0,
```

```
//input wire button1,
 //input wire button2,
 //input wire button3,
 input wire button enter,
 //input wire button right,
 //input wire button left,
 input wire button down,
 input wire button up,
 input wire [7:0] switch,
 output wire [7:0] led,
 // USER CONNECTORS, DAUGHTER CARD, LOGIC ANALYZER
 //input wire user1[1:0],
 //input wire user1[4],
 //output wire user1[3:2],
 input wire [2:0] user1,
 output wire [1:0] user2,
 //inout wire [31:0] user1,
 //inout wire [31:0] user2,
 //inout wire [31:0] user3,
 //inout wire [31:0] user4,
 //inout wire [43:0] daughtercard,
 //output wire [15:0] analyzer1 data, output wire analyzer1 clock,
 //output wire [15:0] analyzer2 data, output wire analyzer2 clock,
 //output wire [15:0] analyzer3 data, output wire analyzer3 clock,
 //output wire [15:0] analyzer4 data, output wire analyzer4 clock,
 // SYSTEM ACE
 inout wire [15:0] systemace data,
 output wire [6:0] systemace address,
 output wire systemace ce b, systemace we b, systemace oe b,
 input wire systemace irq, systemace mpbrdy,
 */
 // CLOCKS
 //input wire clock1,
 //input wire clock2,
 input wire clock 27mhz
);
  11
  // Reset Generation
  // A shift register primitive is used to generate an active-high reset
  // signal that remains high for 16 clock cycles after configuration finishes
  // and the FPGA's internal clocks begin toggling.
  wire reset 27mhz, power on reset27, user reset27;
     SRL16 reset sr27 (.D(1'b0), .CLK(clock 27mhz), .Q(power on reset27),
        .A0(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1);
     defparam reset sr27.INIT = 16'hFFFF;
```

```
debounce dbreset27 (power on reset27, clock 27mhz, ~button enter,
user reset27);
      assign reset 27mhz = power on reset27 | user reset27;
  wire [7:0] from ac97 data;
  wire [17:0] to ac97 data;
  wire ready;
   // allow user to adjust volume
  wire vup, vdown, v0;
   reg old_vup,old_vdown;
  wire [4:0] volume;
   // AC97 driver
   lab4audio a(clock 27mhz, reset 27mhz, volume, from ac97 data, to ac97 data,
ready,
             audio reset b, ac97 sdata out, ac97 sdata in,
             ac97 synch, ac97 bit clock);
   // push ENTER button to record, release to playback
  wire playback;
  debounce
benter(.reset(reset 27mhz),.clock(clock 27mhz),.noisy(button enter),.clean(play
back));
   // switch 0 up for filtering, down for no filtering
  wire filter;
   debounce
sw0(.reset(reset 27mhz),.clock(clock 27mhz),.noisy(switch[0]),.clean(filter));
   // light up LEDs when recording, show volume during playback.
   // led is active low
   assign led = \sim{3'b000, volume};
  reg [63:0] tdata = 64'd0;
  wire [18:0] grabbed scale;
  wire [7:0] scale, count, last count;
  wire [1:0] state;
  wire key pressed;
   assign {key pressed, state, scale, last count} = grabbed scale;
   display 16hex dhex (reset 27mhz, clock 27mhz, tdata, disp blank, disp clock,
disp rs, disp ce b, disp reset b, disp data out);
      wire s7;
      debounce
sw7(.reset(reset 27mhz),.clock(clock 27mhz),.noisy(switch[7]),.clean(s7));
  wire [127:0] debug out;
   reg sync ready;
```

```
always @(posedge clock 27mhz) begin
            sync ready <= ready;</pre>
      end
      wire audio done, beat delay;
      wire [2:0] sheet address, sheet address out;
      wire [15:0] sheet data;
      wire play, pause, stop;
      wire [1:0] instrument select;
      wire enable audio;
      parameter RCV DATA WIDTH = 27;
      reg [RCV DATA WIDTH-1:0] received data, final received data;
      assign sheet address = (switch[7] ? 0 : sheet address out);
      //separate data from other FPGA into corresponding signals
      assign {volume, enable audio, instrument select, play, pause, stop,
sheet data = final received data;
      //AUDIO SYNTHESIZER MODULE
      audio synthesizer #(
            .TESTING(1))
      uut (
            .clock(clock 27mhz),
            .global reset(reset 27mhz),
            .ready(ready),
            .play(play),
            .pause(pause),
            .player switch(s7),
            .sheet_address(sheet address out),
            .sheet data(sheet_data),
            .switch tone(switch[6:0]),
            .instrument switch(instrument select),
            .stop(stop),
            .debug out(debug out),
            .sound out(to ac97 data)
      );
      //transmission code
      // Dilini -> Lance @ Lance's end
      wire clock 1mhz, data in, lance ready;
      reg data out;
      wire power on reset 1mhz;
                                   // remain high for first 16 clocks
      SRL16 reset \overline{sr} (.D(\overline{1}'b0), .CLK(clock 1mhz), .Q(power on reset 1mhz),
               .AO(1'b1), .A1(1'b1), .A2(1'b1), .A3(1'b1);
```

```
defparam reset sr.INIT = 16'hFFFF;
      // ENTER button is user reset
      wire reset 1mhz, user reset 1mhz;
      debounce db1(power on reset 1mhz, clock 1mhz, ~button enter,
user reset 1mhz);
      assign reset 1mhz = user reset 1mhz | power on reset 1mhz;
      always @(negedge clock 1mhz) begin
            if (reset 1mhz) begin
                  received data
                                          <= 0;
                  final_received_data <= 0;</pre>
            end
            else begin
                  if (!lance_ready) received_data <= {data_in,</pre>
received data[RCV DATA WIDTH-1:1]};
                  else received data <= 0;
                  if (lance ready) begin
                        final received data <= received data;</pre>
                  end
            end
      end
      //----//
      // Lance -> Dilini @ Lance's end
      wire [4:0] send data;
      reg data to dilini, dilini ready;
      reg [3:0] talk cnt;
      assign send data = {audio done, beat delay, sheet address};
      always @(posedge clock 1mhz) begin
            if (reset_27mhz) begin
                  talk cnt
                             <= 4'd0;
                  data_to_dilini <= 1'b0;</pre>
                                   <= 1'b0;
                  dilini ready
            end
            else if (talk cnt != 5) begin
                             <= send data[talk cnt];</pre>
                  data out
                  dilini ready <= 1'b0;</pre>
                  //send data <= {1'b0, send data[4:1]};</pre>
```

## audio generator.v

```
module audio synthesizer #(parameter
      TESTING=0,
      //width of the tick bits in the event player's ROM
      LOG TICKS=11,
      LOG_TICKS_PER_SECOND=3,
      //width of the audio output
      AUDIO WIDTH=18,
      LOG INSTRUMENTS=2,
      //the octave played by the sheet player module
      PLAYER OCTAVE=4,
      //the last supported harmonic (supports "1 + this parameter" harmonics)
      LAST HARMONIC=4,
      //last supported note (supports all notes when this = 11)
      LAST_NOTE=11,
      //last octave (supports "1 + this parameter" octaves)
      LAST OCTAVE=7,
      //the amount of bits to clip off of sound output to prevent overflow
      SHIFT FACTOR=2,
      //the length of a beat in samples
      SAMPLE PER BEAT=256,
      //the duration of a quarter note in samples
      QRT DURATION=192,
      //samples per second (logarithmic)
      LOG SAMPLES=8,
      //number of pulses per second
      NUM PULSES=48000,
      LOG HARMONICS=3,
      LOG NOTES=4,
      LOG OCTAVES=3)
(
      //allows 6 switches which play keys
      input wire [6:0] switch tone,
      //selects the instrument played by the sheet player module
      input wire [LOG INSTRUMENTS-1:0] instrument switch,
      input wire clock,
```

```
//reset signal from the FPGA or user
      input wire global reset,
      input wire ready,
      //playback signals
      input wire play,
      input wire pause,
      input wire stop,
      //switches between the event and sheet players
      input wire player switch,
      //outputs from the sheet player
      input wire [15:0] sheet data,
      output wire [3:0] sheet_address,
      output reg signed [AUDIO WIDTH-1:0] sound out
);
      parameter LOG KEYS = LOG NOTES + LOG OCTAVES;
      //width of THETA input to sine module
      parameter THETA WIDTH = 16;
      //width of delta values output by ADSR parameters modules
      parameter DELTA WIDTH = 10;
      //same as AUDIO WIDTH
      parameter DATA \overline{W}IDTH = 18;
      //EVENT PLAYER PARAMETERS
      parameter EVENT ADDR WIDTH = 11;
      parameter EVENT DATA WIDTH = 21;
      //SHEET PLAYER PARAMETERS
      parameter SHEET ADDR WIDTH=3;
      parameter SHEET DATA WIDTH=16;
      parameter NOTE INFO WIDTH=2;
      //SIMULATION PARAMETER SETTINGS (ModelSim doesn't allow long time periods
to be recorded
      //more must happen within a shorter time period)
      // parameter SAMPLE PER BEAT = 128;
      // parameter QRT DURATION=128;
      // parameter LOG SAMPLES = 8;
      // parameter NUM PULSES = 48000;
      //parameter LOG TICKS PER SECOND = 3;
      // parameter SAMPLE PER BEAT = 2;
      // parameter QRT DURATION=1;
```

```
// parameter NUM PULSES = 16;
      // parameter LOG SAMPLES = 2;
     parameter SCALE WIDTH = 8;
     parameter PRECISION WIDTH = 16;
      localparam [PRECISION WIDTH-1:0] PULSE PER SAMPLE = (NUM PULSES /
(1<<LOG SAMPLES));
     reg [(1<<LOG INSTRUMENTS)-1:0] keys pressed [(1<<LOG KEYS)-1:0];</pre>
     //reset signal activated by the player modules or changes in the
instrument or player
     reg reset internal;
     wire reset = (global_reset || stop || reset_internal);
     reg playing;
     wire enable = (ready && playing);
     reg last player switch;
     reg [LOG INSTRUMENTS-1:0] last instrument switch;
     //resets the players when the player or instrument is changed
     always @(posedge clock) begin
            last player switch <= player switch;</pre>
            last instrument switch <= instrument switch;</pre>
            if (reset) begin
                 reset_internal <= 1'b0;</pre>
                 playing <= 1'b0;
            end
            else if ((player switch != last player switch) ||
(last instrument switch != instrument switch)) begin
                 reset internal <= 1'b1;</pre>
                 playing <= 1'b0;</pre>
            end
            else begin
                 reset internal <= 1'b0;</pre>
                 if (play) playing <= 1'b1;</pre>
                 else if (pause) playing <= 1'b0;
            end
     end
      //----STAGE
SIGNALS----//
     wire stage2 enable;
     wire [LOG HARMONICS-1:0] stage2 harmonic index;
```

```
wire [LOG NOTES-1:0] stage2 note index;
     wire [LOG OCTAVES-1:0] stage2 octave index;
     reg stage5 enable, stage3 enable, stage4 enable, stage6 enable;
     reg [LOG HARMONICS-1:0] stage5 harmonic index, stage3 harmonic index,
stage4 harmonic index, stage6 harmonic index;
     reg [LOG NOTES-1:0] stage5 note index, stage3 note index,
stage4 note index, stage6 note index;
     reg [LOG OCTAVES-1:0] stage5_octave_index, stage3_octave_index,
stage4 octave index, stage6 octave index;
     //-----STAGE
SIGNALS----//
     wire sample_increment, beat_increment;
     wire [PRECISION WIDTH-1:0] pulse count, sample count;
     overflow counter #(
           .COUNT WIDTH (PRECISION WIDTH),
           .MAX COUNT(PULSE PER SAMPLE-1))
     pulse_to sample (
           .clock(clock),
           .increment(enable),
           .restart(reset),
           .count(pulse count),
           .overflow(sample increment)
     );
     overflow counter #(
           .COUNT WIDTH (PRECISION_WIDTH),
           .MAX COUNT(SAMPLE PER BEAT-1))
     sample to \overline{b}eat (
           .clock(clock),
           .increment(sample increment),
           .restart(reset),
           .count(sample count),
           .overflow(beat increment)
     );
     //***********************
     //STAGE 1: GENERATE INDICES FOR SPECIFYING TONES AND THEIR HARMONICS
     //***********************
*****
     tone index selector #(
           .LAST OCTAVE (LAST OCTAVE),
           .LAST NOTE (LAST NOTE),
           .LAST HARMONIC (LAST HARMONIC),
           .LOG HARMONICS (LOG HARMONICS),
```

```
tone index select (
           .clock(clock),
           .reset(reset),
           .enable in(enable),
           .enable out(stage2 enable),
           .harmonic index(stage2 harmonic index),
           .note index(stage2 note index),
           .octave index(stage2 octave index)
     );
     //***********************
******
     //STAGE 2: GET THETA INCREMENTS AND INITIAL THETA FOR EACH TONE
     reg [(1<<LOG INSTRUMENTS)-1:0] instrument keys;</pre>
     wire [(1<<LOG INSTRUMENTS)-1:0] mem keys, combined keys;
     always @(posedge clock) begin
           if (reset) instrument keys <= 0;</pre>
           else if (stage2 enable && (stage2 octave index == 4)) begin
                 if ((1<<stage2 note index) & switch tone) instrument keys <=
(1<<instrument switch);</pre>
                 else instrument keys <= 0;</pre>
           end
           else instrument keys <= 0;
     end
     assign combined keys = (mem keys | instrument keys);
     wire done playing, writable;
     wire [LOG NOTES-1:0] write note index, event write note index,
sheet write note index;
     wire [LOG OCTAVES-1:0] write octave index, event write octave index,
sheet write octave index;
     wire [LOG INSTRUMENTS-1:0] write instrument index,
```

.LOG\_NOTES(LOG\_NOTES),
.LOG OCTAVES(LOG OCTAVES)

event write instrument index, sheet write instrument index;

```
wire write key pressed, sheet write key pressed, event write key pressed,
key press we, sheet key press we, event key press we;
      //switches inputs the key state RAM depending on the player
      mux2 #(
            .W(LOG NOTES+LOG OCTAVES+LOG INSTRUMENTS+2))
      m2 (
            .sel(player switch),
            .a({sheet write note index, sheet write octave index,
sheet write instrument index, sheet write key pressed, sheet key press we}),
            .b({event write note index, event write octave index,
event write instrument index, event write key pressed, event key press we}),
            .z({write note index, write octave index, write instrument index,
write key pressed, key press we})
      //debug outputs for the two player modules
      wire[63:0] sheet debug;
      wire[63:0] rose debug;
      //Sheet music for debuggings
      //wire [3:0] sheet address;
      //wire [15:0] sheet data;
      // little lamb sheet lls (
        // .index(sheet address),
        // .beat_info(sheet data)
      // );
      sheet player #(
            .SHEET ADDR WIDTH (SHEET ADDR WIDTH),
            .SHEET DATA WIDTH (SHEET DATA WIDTH),
            .NOTE INFO WIDTH (NOTE INFO WIDTH),
            .QRT DURATION(QRT DURATION),
            .LAST OCTAVE (LAST OCTAVE),
            .LOG INSTRUMENTS (LOG INSTRUMENTS),
            .LOG SAMPLES (LOG SAMPLES),
            .LOG NOTES (LOG NOTES),
            .LOG OCTAVES (LOG OCTAVES),
            .LOG HARMONICS (LOG HARMONICS))
      sheet player1 (
            .clock(clock),
            .reset(reset),
            .enable in(writable && playing),
            //specifies next beat switches to next beat's notes
```

```
.beat enable(beat increment),
            //specifies next sample, indicates when the note should beat
            //turned off in conjunction with the DURATION parameter which
            //is given in terms of samples
            .sample enable(sample increment),
            //this module can only play one octave from one instrument at a
time
            //this selects which octave and instrument to use
            .octave index(PLAYER OCTAVE),
            .instrument index(instrument switch),
            .sheet data(sheet data),
            .sheet address(sheet address),
            .done playing (done playing),
            //OUTPUTS TO KEY PRESS MEMORY
            .write note index(sheet write note index),
            .write octave index(sheet write octave index),
            .write_instrument_index(sheet_write_instrument_index),
            .key pressed(sheet write key pressed),
            .key press we (sheet key press we)
      );
      key state memoryX #(
            .LOG INSTRUMENTS (LOG INSTRUMENTS),
            .LOG NOTES (LOG NOTES),
            .LOG OCTAVES (LOG OCTAVES))
      key mem (
            .clock(clock),
            .reset(reset),
            //.swap(sample increment),
            .write enable(key press we),
            .read enable(stage2 enable),
            .read note index(stage2 note index),
            .read octave index(stage2 octave index),
            .write note index(write note index),
            .write octave index(write octave index),
            .write instrument index(write instrument index),
            .write key pressed(write key pressed),
            .writable(writable),
            .keys pressed out(mem keys)
      );
      event player #(
```

```
.EVENT ADDR WIDTH (EVENT ADDR WIDTH),
      .EVENT DATA WIDTH (EVENT DATA WIDTH),
      .LOG TICKS (LOG TICKS),
      .NUM PULSES (NUM PULSES).
      .LOG TICKS PER SECOND (LOG TICKS PER SECOND),
      .LOG INSTRUMENTS (LOG INSTRUMENTS),
      .PRECISION WIDTH (PRECISION WIDTH),
      .LOG NOTES (LOG NOTES),
      .LOG OCTAVES (LOG OCTAVES),
      .LOG HARMONICS(LOG HARMONICS))
eplayer (
      .clock(clock),
      .reset(reset),
      .enable(writable && playing && !enable),
      .play(playing),
      .ready(ready),
      //OUTPUTS TO KEY PRESS MEMORY
      .write note index(event write note index),
      .write octave index(event write octave index),
      .write instrument index(event write instrument index),
      .key pressed(event write key pressed),
      .key press we (event key press we)
);
wire [THETA WIDTH-1:0] theta delta, initial theta;
tone theta params #(
      .THETA WIDTH (THETA WIDTH),
      .LOG HARMONICS (LOG HARMONICS),
      .LOG NOTES (LOG NOTES),
      .LOG OCTAVES (LOG OCTAVES)
tone theta params1 (
      .clock(clock),
      .reset(reset),
      .harmonic index(stage2 harmonic index),
      .note index(stage2 note index),
      .octave index(stage2 octave index),
      .theta_delta(theta_delta),
      .initial theta(initial_theta)
);
wire [DATA WIDTH-1:0] tone mod data in;
wire signed [DATA WIDTH+LOG INSTRUMENTS-1:0] combined tone out;
wire tone mod enable out;
timbre transformer #(
```

```
.LOG INSTRUMENTS (LOG INSTRUMENTS),
           .DELTA WIDTH (DELTA WIDTH),
           .DATA WIDTH (DATA WIDTH),
           .LOG SAMPLES (LOG SAMPLES) ,
           .NUM PULSES (NUM PULSES),
           .SCALE WIDTH (SCALE WIDTH),
           .PRECISION_WIDTH(PRECISION WIDTH),
           .LAST HARMONIC (LAST HARMONIC),
           .LOG HARMONICS (LOG HARMONICS),
           .LOG NOTES (LOG NOTES),
           .LOG OCTAVES(LOG OCTAVES))
     inst tone mod (
           .clock(clock),
           .reset(reset),
           .enable in(stage2 enable),
           .sample increment(sample increment),
           .instrument keys(combined keys),
           .harmonic index(stage2 harmonic index),
           .note index(stage2 note index),
           .octave index(stage2 octave index),
           .data in(tone mod data in),
           .enable out(tone mod enable out),
           .combined tone out (combined tone out)
     );
     always @(posedge clock) begin
           stage3 enable <= stage2 enable;</pre>
           stage3 note index <= stage2 note index;</pre>
           stage3 harmonic index <= stage2 harmonic index;</pre>
           stage3 octave index <= stage2 octave index;</pre>
     end
     //**********************
*****
     //STAGE 3: COMPUTE CURRENT THETA VALUES FOR EACH TONE AND STORE
     //***********************
     wire [THETA WIDTH-1:0] theta;
     theta increment memory #(
           .THETA WIDTH (THETA WIDTH),
           .LOG HARMONICS (LOG HARMONICS).
           .LOG NOTES (LOG NOTES),
           .LOG OCTAVES (LOG OCTAVES)
```

```
theta mem (
      .clock(clock),
      .reset(reset),
      .enable in(stage3 enable),
      .harmonic index(stage3 harmonic index),
      .note_index(stage3_note_index),
      .octave index(stage3 octave index),
      .theta delta(theta delta),
      .initial theta(initial theta),
      .theta(theta)
);
always @(posedge clock) begin
      stage4 enable <= stage3 enable;</pre>
      stage4 note index <= stage3 note index;</pre>
      stage4 harmonic index <= stage3 harmonic index;</pre>
      stage4 octave index <= stage3 octave index;</pre>
end
//***********************
//STAGE 4: COMPUTE SINE FUNCTION VALUES FOR TONE'S THETAS
wire rfd, sine ready;
wire [DATA WIDTH-1:0] sine;
bigsine sinfunc (
      .THETA(theta),
      .CLK(clock),
      .ND(stage4 enable),
      .RFD(rfd),
      .RDY(sine ready),
      .SINE(sine)
);
assign tone mod data in = sine;
always @(posedge clock) begin
      stage5 enable <= stage4 enable;</pre>
      stage5_note_index <= stage4_note_index;</pre>
      stage5 harmonic index <= stage4 harmonic index;</pre>
      stage5 octave index <= stage4 octave index;</pre>
end
//***********************
//STAGE 5
```

```
//**********************
******
     always @(posedge clock) begin
          stage6 enable <= stage5 enable:</pre>
          stage6 note index <= stage5 note index;</pre>
          stage6 harmonic index <= stage5 harmonic index;</pre>
          stage6 octave index <= stage5 octave index;</pre>
     end
     //***********************
******
     //STAGE 6
     //***********************
     reg signed
[DATA WIDTH+LOG OCTAVES+LOG NOTES+LOG HARMONICS+LOG INSTRUMENTS-1:0]
aggregate sound;
     //combine sounds together from timbre transformer
     //and output sound on ready pulse
     always @(posedge clock) begin
          if (reset) begin
               aggregate sound <= 0;
               sound out <= 0;</pre>
          bra
          else begin
               if (ready) aggregate sound <= 0;</pre>
               else if (tone mod enable out) begin
                    aggregate sound <= aggregate sound + combined tone out;
               if (ready) sound out <= (aggregate sound>>>SHIFT FACTOR);
          end
     end
endmodule
audio gen submodules.v
*-----
Module: tone index selector
Description:
     Iterates through the all possible tones. Tones are specified by a
     harmonic, note, and octave index. Outputs an enable signal when it is
     iterating to indicate to other modules relevant data is being
     transmitted.
```

Parameters:

```
Defined in Audio Generator Module
Inputs:
      clock - the clock pulse (27 MHz)
      reset - sets module back to original state
      enable in - pulse indicating that iteration should restart and begin
Outputs:
      enable out - indicates that the Tone Index Selector is outputting index
data (initiates
            active period of subsequent modules in the pipeline)
      harmonic index - the harmonic index
      note_index - the note index
      octave_index - the octave index
____*/
module tone index selector #(parameter
      LOG HARMONICS=2,
      LAST HARMONIC=3,
      LOG NOTES=4,
      LAST NOTE=11,
      LOG OCTAVES=3,
      LAST OCTAVE=7)
(
      input wire clock,
      input wire reset,
      input wire enable_in,
      output wire enable out,
      output wire [LOG HARMONICS-1:0] harmonic index,
      output wire [LOG NOTES-1:0] note index,
      output wire [LOG OCTAVES-1:0] octave index
);
      //tells the counters to continue incrementing
      reg increment;
      //indicates that all possible indices have been output
      wire done:
      //indicates to counters that they should reset their counts
      wire restart = (reset || enable in);
      wire note increment, octave increment;
      //while incrementing, enable out is set high because
      //new indicees are being output
      assign enable out = increment;
      always @(posedge clock) begin
```

```
if (reset) begin
            increment <= 1'b0;</pre>
      end
      else begin
            //when enable in goes high, begin incrementing
            if (enable in) begin
                   increment <= 1'b1;</pre>
            end
            else begin
                   //stop when last counter overflows
                   if (done) increment <= 1'b0;</pre>
            end
      end
end
//iterates through the harmonic indices
overflow counter #(
      .COUNT WIDTH(LOG HARMONICS),
      .MAX COUNT(LAST HARMONIC))
harmonic counter (
      .clock(clock),
      .increment(increment),
      .restart(restart),
      .count(harmonic index),
      .overflow(note increment)
);
//iterates through the note indices
overflow counter #(
      .COUNT WIDTH(LOG NOTES),
      .MAX COUNT(LAST NOTE))
note counter (
      .clock(clock),
      .increment(note increment),
      .restart(restart),
      .count(note index),
      .overflow(octave increment)
);
//iterates through the octave indices
overflow counter #(
      .COUNT WIDTH (LOG OCTAVES),
      .MAX_COUNT(LAST_OCTAVE))
octave counter (
      .clock(clock),
      .increment(octave increment),
      .restart(restart),
      .count(octave index),
      .overflow(done)
);
```

```
endmodule
*-----
Module: theta increment memory
Description:
     Stores the current value of theta for each tone and increments this value
     the theta delta input when enabled.
Parameters:
     Defined in Audio Generator Module
Inputs:
     clock - the clock pulse (27 MHz)
     reset - sets module back to original state (using initial theta values)
     enable in - signals active period
     harmonic index - the harmonic index for the current tone parameter inputs
     note index - the note index for the current tone parameter inputs
     octave index - the octave index for the current tone parameter inputs
     -TONE PARAMETER INPUTS-
     theta delta - the increase in theta for the specified tone (corresponds
the the
           frequency of the tone)
      initial theta - the initial value for theta for a specific tone used when
           the module is uninitialized (first active period or after reset)
Outputs:
     theta - the new value for theta (old value for theta + theta delta)
Notes:
           Uses a two-port BRAM. Reads old values from the read port and
     1.
writes the new values
           to the write port.
____*/
module theta increment memory #(parameter
     THETA WIDTH=16,
     LOG HARMONICS=2,
     LOG NOTES=4,
     LOG OCTAVES=3)
(
     input wire clock,
      input wire reset,
      input wire enable in,
      input wire [LOG HARMONICS-1:0] harmonic index,
```

```
input wire [LOG NOTES-1:0] note index,
      input wire [LOG OCTAVES-1:0] octave index,
      input wire [THETA WIDTH-1:0] theta delta,
      input wire [THETA WIDTH-1:0] initial theta,
      output reg [THETA WIDTH-1:0] theta
);
      //width of value used to index in the BRAMs
      localparam INDEX WIDTH = LOG OCTAVES + LOG NOTES + LOG HARMONICS;
      //indicates whether an active period has passed since last reset or
initialization of FPGA
      reg initialized, last enable;
      wire [THETA WIDTH-1:0] last theta;
      //delay theta delta so that it lines up with the output of the RAMs
      reg [THETA WIDTH-1:0] current theta;
      //index signals
      wire [INDEX WIDTH-1:0] index;
      reg [INDEX WIDTH-1:0] write index;
      //combine individual octave, note, and harmonic indices into BRAM index
      assign index = {octave index, note index, harmonic index};
      always @* begin
            if (reset) current theta = 0;
            //initialize theta with initial theta values
            else if (!initialized) current theta = initial theta;
            //otherwise, use incremented theta
            else current theta = last theta + theta delta;
      end
      always @(posedge clock) begin
            last enable <= enable in;</pre>
            //write new theta value on next clock cycle
            theta <= current theta;</pre>
            //write index, is index from last clock cycle
            write index <= index;</pre>
            //handles initialization logic
            if (reset) initialized <= 1'b0;</pre>
            else if (!enable in && last enable) initialized <= 1'b1;
      end
```

```
//TWO-PORT BRAM
      //ALLOWS READING AND WRITING
      wrbram #(
            .LOGSIZE(INDEX WIDTH),
            .WIDTH(THETA WIDTH)
      )
      mem zero (
            .read addr(index),
            .write addr(write index),
            .clk(clock),
            .din(current theta),
            .dout(last theta),
            .we(last enable && !reset)
      );
endmodule
Module: timbre transformer
Description:
      Applies the timbre effects (harmonic relative amplitudes and ADSR
envelope scaling)
      for the various instruments to the tones. It hooks into multiple stages
in the
      audio generator pipeline.
Parameters:
      Defined in Audio Generator Module
Inputs:
      clock - the clock pulse (27 MHz)
      reset - sets module back to original state
      sample increment - indicates that the envelope should move to the next
sample
      -AUDIO GENERATOR STAGE 2 SIGNALS-
      enable in - signal to activate processing
      instrument keys - indicates which keys are pressed
      harmonic index - the harmonic index for the data going through the audio
generation pipeline
      note index - the note index for the data going through the audio
generation pipeline
      octave index - the octave index for the data going through the audio
generation pipeline
      -AUDIO GENERATOR STAGE 4 SIGNALS-
      data in - the sine data input
Outputs:
      -AUDIO GENERATOR STAGE 5 SIGNALS-
```

```
enable out - indicates that tone data is being output (initiates active
period of
           subsequent modules in the pipeline)
     combined tone out - the combined data from all the instrument generators
tone outputs
Notes:
           Timing and synchronization with pipeline is critical since this
module depends on
           several signals from various stages of the pipeline to operate.
           This module does not truncate the result of adding the instrument
tone data so the
           width of the combined tone out signal is DATA WIDTH +
LOG INSTRUMENTS.
----*/
module timbre transformer #(parameter
     LOG INSTRUMENTS=1,
     DELTA WIDTH=10,
     DATA WIDTH=18,
     LOG SAMPLES=8,
     NUM PULSES=48000,
     SCALE WIDTH=8,
     PRECISION_WIDTH=16,
     LAST HARMONIC=3,
     LOG HARMONICS=2,
     LOG NOTES=4,
     LOG OCTAVES=3)
(
      //----DEBUG NETS----//
     output wire [18:0] grabbed scale,
      //----DEBUG NETS----//
      input wire clock,
      input wire reset,
      input wire sample increment,
      input wire enable in,
      input wire [(1<<LOG INSTRUMENTS)-1:0] instrument keys,
      input wire [LOG HARMONICS-1:0] harmonic index,
      input wire [LOG NOTES-1:0] note index,
      input wire [LOG OCTAVES-1:0] octave index,
      input wire [DATA WIDTH-1:0] data in,
```

```
output wire enable out,
    output wire signed [DATA WIDTH+LOG INSTRUMENTS-1:0] combined tone out
);
    //----STAGE
SIGNALS----//
    reg stage2 enable, stage3 enable, stage4 enable;
    reg [LOG HARMONICS-1:0] stage2 harmonic index, stage3 harmonic index,
stage4 harmonic index;
    reg [LOG NOTES-1:0] stage2 note index, stage3 note index,
stage4 note index;
    reg [LOG OCTAVES-1:0] stage2 octave index, stage3 octave index,
stage4_octave_index;
    7/----
 ----//
    //Instrument index parameters
    parameter [LOG INSTRUMENTS-1:0] PIANO INDEX = 0;
    parameter [LOG INSTRUMENTS-1:0] VIOLIN INDEX = 1;
    parameter [LOG INSTRUMENTS-1:0] WHISTLE INDEX = 2;
    parameter [LOG INSTRUMENTS-1:0] CELLO INDEX = 3;
    //get key press information for instruments based on their index
    wire piano key pressed = instrument keys[PIANO INDEX];
    wire violin key pressed = instrument keys[VIOLIN INDEX];
    wire whistle_key_pressed = instrument keys[WHISTLE INDEX];
    wire cello key pressed = instrument keys[CELLO INDEX];
    //********************
    //STAGE 1 - AUDIO GENERATOR PIPE STAGE 2
    //*******************
    //-----
    //PIANO ADSR PROPERTIES
    //-----
    wire [LOG SAMPLES-1:0] piano attack duration;
    wire [DELTA WIDTH-1:0] piano attack delta;
    wire [LOG SAMPLES-1:0] piano decay duration;
    wire [DELTA WIDTH-1:0] piano decay delta;
    wire [DELTA WIDTH-1:0] piano sustain delta;
    wire [LOG SAMPLES-1:0] piano sustain factor;
    wire [DELTA WIDTH-1:0] piano release delta;
    piano asdr props #(
         .LOG SAMPLES (LOG SAMPLES),
         .DELTA WIDTH (DELTA WIDTH)
    piano envelope params (
```

```
.attack duration(piano attack duration),
      .attack delta(piano attack delta),
      .decay duration(piano decay duration),
      .decay delta(piano decay delta),
      .sustain delta(piano sustain delta),
      .sustain factor(piano sustain factor),
      .release delta(piano release delta)
);
//-----
//VIOLIN ADSR PROPERTIES
wire [LOG SAMPLES-1:0] violin attack duration;
wire [DELTA WIDTH-1:0] violin attack delta;
wire [LOG SAMPLES-1:0] violin decay duration;
wire [DELTA WIDTH-1:0] violin decay delta;
wire [DELTA WIDTH-1:0] violin sustain delta;
wire [LOG SAMPLES-1:0] violin sustain factor;
wire [DELTA WIDTH-1:0] violin release delta;
violin asdr props #(
      LOG SAMPLES (LOG SAMPLES),
      .DELTA WIDTH (DELTA WIDTH)
violin envelope params (
     .clock(clock),
      .reset(reset),
      .sample increment(sample increment),
      .attack_duration(violin attack duration),
      .attack delta(violin attack delta),
      .decay duration(violin decay duration),
      .decay delta(violin decay delta),
      .sustain delta(violin sustain delta),
      .sustain factor(violin sustain factor),
      .release_delta(violin_release_delta)
);
//WHISTLE ADSR PROPERTIES
wire [LOG SAMPLES-1:0] whistle attack duration;
wire [DELTA WIDTH-1:0] whistle attack delta;
```

```
wire [LOG SAMPLES-1:0] whistle decay duration;
wire [DELTA WIDTH-1:0] whistle decay delta;
wire [DELTA WIDTH-1:0] whistle sustain delta;
wire [LOG SAMPLES-1:0] whistle sustain factor;
wire [DELTA WIDTH-1:0] whistle release delta;
whistle asdr props #(
      .LOG SAMPLES (LOG SAMPLES),
      .DELTA WIDTH(DELTA WIDTH)
)
whistle envelope params (
      .attack_duration(whistle attack duration),
      .attack_delta(whistle_attack_delta),
      .decay duration(whistle decay duration),
      .decay delta(whistle decay delta),
      .sustain delta(whistle sustain delta),
      .sustain factor(whistle sustain factor),
      .release delta(whistle release delta)
);
//-----
//PIANO GENERATOR
wire [SCALE WIDTH-1:0] piano harmonic scale;
wire [LOG HARMONICS-1:0] piano harmonic scale index;
wire piano enable out;
wire signed [DATA WIDTH-1:0] piano tone data;
instrument generator #(
      .DELTA WIDTH (DELTA WIDTH),
      .DATA WIDTH (DATA WIDTH),
      .LOG SAMPLES (LOG SAMPLES),
      .NUM PULSES (NUM PULSES),
      .SCALE WIDTH (SCALE WIDTH),
      .PRECISION WIDTH (PRECISION WIDTH),
      .LAST HARMONIC (LAST HARMONIC),
      .LOG HARMONICS (LOG HARMONICS),
      .LOG NOTES (LOG NOTES),
      .LOG OCTAVES(LOG OCTAVES)
piano generator (
      //----DEBUG NETS-----//
      .grabbed scale(grabbed scale),
```

```
.clock(clock),
      .reset(reset),
      .enable in(enable in),
      .sample increment(sample increment),
      .harmonic index(harmonic index),
      .note index(note index),
      .octave index(octave index),
      .key pressed(piano key pressed),
      .attack_duration(piano_attack_duration),
      .attack delta(piano attack delta),
      .decay duration(piano decay duration),
      .decay delta(piano decay delta),
      .sustain delta(piano sustain delta),
      .sustain factor(piano sustain factor),
      .release delta(piano release delta),
      .harmonic scale(piano harmonic scale),
      .harmonic_scale_index(piano_harmonic_scale_index),
      .tone_data_in (data_in),
      .enable out(piano enable out),
      .tone data out(piano tone data)
);
piano harmonic scale params #(
      .SCALE WIDTH (SCALE_WIDTH),
      .LOG HARMONICS (LOG HARMONICS)
piano harmonic scale params1 (
      .clock(clock),
      .reset(reset),
      .harmonic index(piano harmonic scale index),
      .harmonic_scale(piano_harmonic_scale)
);
//VIOLIN GENERATOR
//-----
wire [SCALE WIDTH-1:0] violin harmonic scale;
wire [LOG HARMONICS-1:0] violin harmonic scale index;
```

//----DEBUG NETS-----//

```
wire violin enable out;
wire signed [DATA WIDTH-1:0] violin tone data;
instrument generator #(
      .DELTA WIDTH (DELTA WIDTH),
      .DATA_WIDTH(DATA WIDTH),
      .LOG_SAMPLES(LOG_SAMPLES),
      .NUM PULSES (NUM PULSES),
      .SCALE WIDTH (SCALE WIDTH),
      .PRECISION WIDTH (PRECISION WIDTH),
      .LAST HARMONIC (LAST HARMONIC),
      .LOG HARMONICS (LOG HARMONICS),
      .LOG NOTES (LOG NOTES),
      .LOG OCTAVES (LOG OCTAVES)
violin generator (
      .clock(clock),
      .reset(reset),
      .enable in(enable in),
      .sample increment(sample increment),
      .harmonic index(harmonic index),
      .note index(note index),
      .octave index(octave index),
      .key pressed(violin key pressed),
      .attack duration(violin attack duration),
      .attack delta(violin attack delta),
      .decay duration(violin decay duration),
      .decay delta(violin decay delta),
      .sustain delta(violin sustain delta),
      .sustain factor(violin sustain factor),
      .release delta(violin release delta),
      .harmonic scale(violin harmonic scale),
      .harmonic scale index(violin harmonic scale index),
      .tone data in (data in),
      .enable out(violin enable out),
      .tone data out(violin_tone_data)
);
violin harmonic scale params #(
      .SCALE WIDTH (SCALE WIDTH),
      .LOG HARMONICS (LOG HARMONICS)
violin harmonic scale params1 (
```

```
.clock(clock),
     .reset(reset),
     .harmonic index(violin harmonic scale index),
     .harmonic scale(violin harmonic scale)
);
//-----
//WHISTLE GENERATOR
//-----
wire [SCALE_WIDTH-1:0] whistle_harmonic_scale;
wire [LOG HARMONICS-1:0] whistle harmonic scale index;
wire whistle enable out;
wire signed [DATA_WIDTH-1:0] whistle_tone_data;
instrument generator #(
     .DELTA WIDTH (DELTA WIDTH),
     .DATA WIDTH (DATA WIDTH),
     .LOG SAMPLES (LOG SAMPLES),
     .NUM PULSES (NUM PULSES),
     .SCALE WIDTH (SCALE WIDTH),
     .PRECISION WIDTH (PRECISION WIDTH),
     .LAST HARMONIC (LAST HARMONIC),
     .LOG HARMONICS (LOG HARMONICS),
     .LOG NOTES (LOG NOTES),
     .LOG OCTAVES (LOG OCTAVES)
whistle generator (
     .clock(clock),
     .reset(reset),
     .enable in(enable_in),
     .sample increment(sample increment),
     .harmonic index(harmonic index),
     .note index(note index),
     .octave index(octave index),
     .key pressed(whistle key pressed),
     .attack duration(whistle attack duration),
     .attack delta(whistle attack delta),
     .decay duration(whistle decay duration),
     .decay delta(whistle decay delta),
     .sustain delta(whistle sustain delta),
     .sustain factor(whistle sustain factor),
     .release delta(whistle release delta),
```

```
.harmonic scale(whistle harmonic scale),
      .harmonic scale index(whistle harmonic scale index),
      .tone data in (data in),
      .enable out(whistle enable out),
      .tone data out(whistle tone data)
);
whistle harmonic scale params #(
      .SCALE WIDTH (SCALE WIDTH),
      .LOG HARMONICS(LOG HARMONICS)
whistle_harmonic_scale_params1 (
      .clock(clock),
      .reset(reset),
      .harmonic index(whistle harmonic scale index),
      .harmonic scale(whistle harmonic scale)
);
//-----
//CELLO GENERATOR
wire [SCALE WIDTH-1:0] cello harmonic scale;
wire [LOG HARMONICS-1:0] cello harmonic scale index;
wire cello enable out;
wire signed [DATA WIDTH-1:0] cello tone data;
instrument generator #(
      .DELTA WIDTH (DELTA WIDTH),
      .DATA WIDTH (DATA WIDTH),
      .LOG SAMPLES (LOG SAMPLES),
      .NUM PULSES (NUM PULSES),
      .SCALE WIDTH (SCALE WIDTH),
      .PRECISION WIDTH(PRECISION WIDTH),
      .LAST HARMONIC (LAST HARMONIC),
      .LOG HARMONICS (LOG HARMONICS),
      .LOG NOTES (LOG NOTES),
      .LOG OCTAVES (LOG OCTAVES)
cello generator (
      .clock(clock),
      .reset(reset),
      .enable in(enable in),
      .sample increment(sample increment),
      .harmonic index(harmonic index),
```

```
.octave index(octave index),
           .key pressed(cello key pressed),
           .attack duration(violin attack duration),
           .attack delta(violin attack delta),
           .decay duration(violin decay duration),
           .decay delta(violin decay delta),
           .sustain delta(violin sustain delta),
           .sustain factor(violin sustain factor),
           .release delta(violin release delta),
           .harmonic scale(cello harmonic scale),
           .harmonic scale index(cello harmonic scale index),
           .tone data in (data in),
           .enable out(cello enable out),
           .tone data out(cello tone data)
     );
     cello harmonic scale params #(
           .SCALE WIDTH (SCALE WIDTH),
           .LOG HARMONICS(LOG HARMONICS)
     cello_harmonic_scale_params1 (
           .clock(clock),
           .reset(reset),
           .harmonic index(cello harmonic scale index),
           .harmonic scale(cello harmonic scale)
     );
     //********************
     //STAGE 4 - AUDIO GENERATOR STAGE 5
     //********************
     //combined enable out and tone signals (all instruments enable and tone
data signals should coincide)
     assign enable out = (violin enable out && piano enable out &&
whistle enable out && cello enable out);
     assign combined tone out = (violin tone data + piano tone data
+whistle tone data + cello tone data);
endmodule
```

.note index(note index),

/ \*-----

-----

Module: instrument generator

Description:

Generic module which connects with a harmonic parameters and  $\ensuremath{\mathsf{ADSR}}$  parameters module to

apply the timbre effects for a particular instrument.

## Parameters:

Defined in Audio Generator Module

## Inputs:

clock - the clock pulse (27 MHz)

reset - sets module back to original state

 ${\tt sample\_increment}$  - indicates that the envelope should move to the next sample

-AUDIO GENERATOR STAGE 2 SIGNALS-

enable in - signal to activate processing

 ${\tt key\_pressed}$  - indicates whether the key specified by the indices is  ${\tt pressed}$ 

 ${\tt harmonic\_index}$  - the harmonic index for the data going through the audio generation pipeline

 ${\tt note\_index}$  - the note index for the data going through the audio generation pipeline

 ${\tt octave\_index}$  - the octave index for the data going through the audio generation pipeline

## -INSTRUMENT ADSR PROPERTIES-

 ${\tt attack\_duration}$  - the length in samples of the attack period of the ADSR envelope generator

 $\operatorname{attack\_delta}$  - the change in amplitude of the signal per sample for the attack period

(first SCALE WIDTH are integral part, rest are fractional)

 ${\tt decay\_duration}$  - the length in samples of the decay period of the ADSR  ${\tt envelope\_generator}$ 

 ${\tt decay\_delta}$  — the change in amplitude of the signal per sample for the decay period

(first SCALE WIDTH are integral part, rest are fractional)

 $sustain\_delta \ \hbox{--the change in amplitude of the signal per sample as } \\ mediated by the sustain factor$ 

for the sustain period (first  $SCALE\_WIDTH$  bits are integral part, the rest are fractional)

 ${\tt sustain\_factor}$  - the number of samples that passes before the sustain delta is

 $% \left( 1\right) =\left( 1\right) +\left( 1\right) =\left( 1\right) +\left( 1\right) +\left($ 

 $\label{lem:change} \mbox{release\_delta-the change in amplitude of the signal per sample for the } \mbox{release\_period}$ 

```
-HARMONIC SCALE INPUTS (AUDIO GENERATOR STAGE 4)-
     harmonic scale - the scale factor (relative amplitude) for the
harmonic scale index output on the
           last clock cycle
Outputs:
     enable out - indicates that the Tone Selector is outputting index data
     harmonic index - the harmonic index
     note index - the note index
     octave index - the octave index
Notes:
          Make sure MAX COUNT is within the range of numbers possible given
COUNT WIDTH,
           otherwise, there will never be overflow.
----*/
module instrument generator #(parameter
     DELTA WIDTH=10,
     DATA WIDTH=18,
     LOG SAMPLES=8,
     NUM PULSES=48000,
     SCALE WIDTH=8,
     PRECISION_WIDTH=16,
     LAST HARMONIC=3,
     LOG HARMONICS=2,
     LOG NOTES=4,
     LOG OCTAVES=3)
(
     //----DEBUG NETS----//
     output wire [18:0] grabbed_scale,
     //----DEBUG NETS----//
     input wire clock,
     input wire reset,
     input wire enable_in,
     input wire sample increment,
     input wire [LOG HARMONICS-1:0] harmonic index,
     input wire [LOG NOTES-1:0] note index,
     input wire [LOG OCTAVES-1:0] octave index,
     input wire key pressed,
     //INSTRUMENT ADSR PROPERTIES
     input wire [LOG SAMPLES-1:0] attack duration,
```

```
input wire signed [DELTA WIDTH-1:0] attack delta,
     input wire [LOG SAMPLES-1:0] decay duration,
     input wire signed [DELTA WIDTH-1:0] decay delta,
     input wire signed [DELTA WIDTH-1:0] sustain delta,
     input wire [LOG SAMPLES-1:0] sustain factor,
     input wire signed [DELTA_WIDTH-1:0] release_delta,
     //HARMONIC SCALE FACTOR
     input wire [SCALE WIDTH-1:0] harmonic scale,
     output wire [LOG HARMONICS-1:0] harmonic scale index,
     //SINE DATA
     input wire [DATA_WIDTH-1:0] tone_data_in,
     output reg enable out,
     output reg signed [DATA WIDTH-1:0] tone data out
);
     parameter LOG KEYS = LOG OCTAVES + LOG NOTES;
     parameter NOTE INFO WIDTH = LOG SAMPLES + PRECISION WIDTH + DELTA WIDTH +
2;
     reg stage2 enable, stage3 enable, stage4 enable;
     reg [LOG HARMONICS-1:0] stage2 harmonic index, stage3 harmonic index,
stage4 harmonic index;
     reg [LOG NOTES-1:0] stage2 note index, stage3 note index,
stage4 note index;
     reg [LOG OCTAVES-1:0] stage2 octave index, stage3 octave index,
stage4 octave index;
     //********************
     //STAGE 1 - AUDIO GENERATOR STAGE 2
     //*******************
     wire [NOTE INFO WIDTH-1:0] read note info, write note info;
     //assign read note info [NOTE INFO WIDTH-1:36] = 0;
     wire note info we;
     reg [LOG KEYS-1:0] write key index;
     reg [LOG KEYS-1:0] read addr=0;
     reg [LOG KEYS-1:0] write addr=0;
     always @* begin
           read addr[LOG KEYS-1:0] = {octave index, note index};
           write addr[LOG KEYS-1:0] = write key index;
     end
     //Stores note ADSR state info
     wrbram #(
```

```
.LOGSIZE(LOG KEYS),
           .WIDTH(NOTE INFO WIDTH))
     note state info (
           .read addr(read addr),
           .write addr(write addr),
           .clk(clock),
           .din(write note info),
           .dout(read note info),
           .we(note info we)
     );
     reg adsr initialized;
     wire [SCALE WIDTH-1:0] adsr scale;
     //ATTACHMENTS BETWEEN NOTE STATE INFO MODULE AND ASDR SCALE GENERATOR
     wire adsr enout;
     wire [1:0] last adsr state;
     wire [LOG SAMPLES-1:0] last adsr count;
     wire [DELTA WIDTH+PRECISION WIDTH-1:0] last adsr factor;
     wire [1:0] adsr state;
     wire [LOG SAMPLES-1:0] adsr count;
     wire [DELTA WIDTH+PRECISION WIDTH-1:0] adsr factor;
     assign write note info = {adsr state, adsr count, adsr factor};
     assign {last adsr state, last adsr count, last adsr factor} =
(adsr initialized ? read note info : 0);
     assign note info we = adsr enout;
     //passed along enable signals and indices to the next stage2 enable
     //last clock cycles read index, is this clock cycles write index
     always @(posedge clock) begin
           if (reset) adsr initialized <= 1'b0;</pre>
           else if(stage2 enable && !enable in) adsr initialized <= 1'b1;
           stage2 enable <= enable in;</pre>
           stage2 note index <= note index;</pre>
           stage2 harmonic index <= harmonic index;</pre>
           stage2 octave index <= octave index;</pre>
           write_key_index <= {stage2_octave_index, stage2 note index};</pre>
     end
     //*********************
     //STAGE 2 - AUDIO GENERATOR STAGE 3
     //*******************
     adsr scale generator #(
           //parameters
```

```
.DELTA WIDTH (DELTA WIDTH),
      .NUM PULSES (NUM PULSES),
      .SCALE WIDTH (SCALE WIDTH),
      .LOG SAMPLES (LOG SAMPLES),
      .PRECISION WIDTH (PRECISION WIDTH),
      .LAST_HARMONIC(LAST HARMONIC),
      .LOG HARMONICS (LOG HARMONICS),
      .LOG NOTES (LOG NOTES),
      .LOG OCTAVES(LOG OCTAVES)
envelope generator (
      //inputs
      .clock(clock),
      .reset(reset),
      .enable(stage2_enable),
      .sample increment(sample increment),
      .note index(stage2 note index),
      .harmonic index(stage2 harmonic index),
      .octave index(stage2 octave index),
      .note_pressed(key_pressed),
      .last state(last adsr state),
      .last count(last adsr count),
      .last factor(last adsr factor),
      .attack_duration(attack_duration),
      .attack_delta(attack_delta),
      .decay duration(decay duration),
      .decay delta(decay delta),
      .sustain delta(sustain delta),
      .sustain factor(sustain factor),
      .release delta(release delta),
      //outputs
      .state(adsr state),
      .count(adsr_count),
      .factor(adsr factor),
      .write state info(adsr enout),
      .scale(adsr scale)
);
reg [SCALE WIDTH-1:0] scale;
wire [SCALE WIDTH-1:0] scale async;
assign harmonic scale index = stage2 harmonic index;
```

```
always @(posedge clock) begin
     stage3 enable <= stage2 enable;</pre>
     stage3 note index <= stage2 note index;</pre>
     stage3 harmonic index <= stage2 harmonic index;</pre>
     stage3 octave index <= stage2 octave index;</pre>
     //synchronize harmonic scale generator output
     scale <= scale async;</pre>
end
//********************
//STAGE 3 - AUDIO GENERATOR STAGE 4
//*******************
positive_scaler #(
     //parameters
     .DATA WIDTH (SCALE WIDTH),
     .SCALE WIDTH (SCALE WIDTH)
harmonic scale generator (
     //inputs
     .clock(clock),
     .reset(reset),
     .enable(stage3 enable),
     .data(harmonic scale),
     .factor(adsr scale),
     //outputs
     .product(scale_async)
);
wire [DATA WIDTH-1:0] scaled tone data async;
always @(posedge clock) begin
     stage4 enable <= stage3 enable;</pre>
     stage4 note index <= stage3 note index;</pre>
     stage4 harmonic index <= stage3 harmonic index;</pre>
     stage4 octave index <= stage3 octave index;</pre>
end
//*********************
//STAGE 4 - AUDIO GENERATOR STAGE 5
//*******************
scaler #(
     //parameters
     .DATA WIDTH (DATA WIDTH),
     .SCALE WIDTH (SCALE WIDTH)
note scaler (
     //inputs
     .clock(clock),
     .reset(reset),
```

```
.enable(stage4 enable),
          .data(tone data in),
          .factor(scale),
          //outputs
          .product(scaled tone data async)
     );
     always @(posedge clock) begin
          tone data out <= scaled tone data async;</pre>
          enable out <= stage4 enable;</pre>
     end
     //-----DEBUG
ZONE----//
     reg stage3 key pressed;
     always @(posedge clock) begin
          stage3 key pressed <= key pressed;</pre>
     end
     sample filter #(
          //parameters
          .DATA WIDTH(19)
     scale_grabber (
          //inputs
          .clock(clock),
          .reset(reset),
          .enable(stage3 enable && (stage3 harmonic index == 0) &&
(stage3 note index == 0) &\( \&\) (stage3 octave index == 3),
          .data({stage3 key pressed, adsr state, adsr scale, adsr count}),
          //.sample index(sample index),
          //.index(note index out),
          //outputs
          .data out(grabbed scale)
     );
     //-----DEBUG
ZONE----//
endmodule
module adsr scale generator #(parameter
     LOG SAMPLES=8,
     NUM PULSES=48000,
     DELTA WIDTH=10,
     SCALE WIDTH=8,
```

```
PRECISION WIDTH=8,
      LAST HARMONIC=0,
      LOG HARMONICS=2,
      LOG NOTES=4.
      LOG OCTAVES=3)
(
      //STANDARD PIPE SIGNALS
      input wire clock,
      input wire reset,
      input wire enable,
      input wire sample increment,
      //NOTE INFORMATION
      input wire [LOG_HARMONICS-1:0] harmonic_index,
      input wire [LOG NOTES-1:0] note index,
      input wire [LOG OCTAVES-1:0] octave index,
      input wire note pressed,
      //STATE INFORMATION
      input wire [1:0] last state,
      input wire [LOG SAMPLES-1:0] last count,
      input wire [DELTA WIDTH+PRECISION WIDTH-1:0] last factor,
      //INSTRUMENT ADSR PROPERTIES
      input wire [LOG SAMPLES-1:0] attack duration,
      input wire signed [DELTA WIDTH-1:0] attack delta,
      input wire [LOG SAMPLES-1:0] decay duration,
      input wire signed [DELTA WIDTH-1:0] decay delta,
      input wire signed [DELTA WIDTH-1:0] sustain delta,
      input wire [LOG SAMPLES-1:0] sustain factor,
      input wire signed [DELTA WIDTH-1:0] release delta,
      //OUTPUT STATE INFORMATION
      output reg [1:0] state,
      output reg [LOG SAMPLES-1:0] count,
      output reg [DELTA WIDTH+PRECISION WIDTH-1:0] factor,
      output reg write state info,
      output wire [SCALE WIDTH-1:0] scale
);
      parameter [LOG HARMONICS-1:0] FUNDAMENTAL = 0;
      //ADSR State Parameters
      parameter S RELEASE = 0;
      parameter S ATTACK = 1;
      parameter S DECAY = 2:
      parameter S SUSTAIN = 3;
```

```
reg last enable, next sample;
      reg [1:0] next state;
      //Only update on the first harmonic, the rest will have the same ADSR
information
      wire enable adsr = (enable && (harmonic index == 0));
      parameter FACTOR WIDTH = DELTA WIDTH + PRECISION WIDTH;
      always @* begin
            if (reset) begin
                  next state = S_RELEASE;
            end
            else begin
                  if (enable adsr) begin
                        if (!note pressed) begin
                              next state = S RELEASE;
                        end
                        else begin
                              case (last state)
                                    S ATTACK:
                                           if ((last count == attack duration)
|| last factor[FACTOR WIDTH-1]) next state = S DECAY;
                                           else next state = S ATTACK;
                                    S DECAY : next state = ((last count ==
decay duration) ? S_SUSTAIN : S_DECAY);
                                    S_SUSTAIN: next_state = S_SUSTAIN;
                                    S RELEASE: next state = (note pressed ?
S ATTACK : S RELEASE);
                                    default: next state = S RELEASE;
                              endcase
                        end
                  end
            end
      end
      reg [DELTA WIDTH-1:0] delta;
      always @* begin
            case (last state)
                  S_ATTACK : delta = attack_delta;
                  S DECAY : delta = decay delta;
                  S SUSTAIN: delta = ((last count == 0) ? sustain delta : 0);
                  S RELEASE: delta = release delta;
                  default: delta = 0;
            endcase
      end
      high extractor #(
            .DATA WIDTH (FACTOR WIDTH),
            .LEFT OFFSET(0),
```

```
.EXTRACT WIDTH (SCALE WIDTH)
      scale extractor (
             .data(factor),
             .extraction(scale)
      );
      wire [FACTOR WIDTH-1:0] factor result;
      //update teh factor values based on the delta (updates are fractional
since the are multiple
      //ready pulses between samples)
      interpolator #(
             .DELTA WIDTH (DELTA WIDTH),
             .LOG SAMPLES (LOG SAMPLES),
             .NUM PULSES (NUM PULSES),
             .PRECISION WIDTH (PRECISION WIDTH)
      interpolator1 (
             .data in(last factor),
             .delta(delta),
             .data out(factor result)
      );
      always @(posedge clock) begin
             if (reset) begin
                   state <= S RELEASE;</pre>
                   write state info <= 1'b0;</pre>
                   factor <= 0;
                   count <= 0;
                   last enable <= 0;</pre>
             end
             else begin
                   last enable <= enable;</pre>
                   //next sample needs to be set for an entire active cycle
(until negedge enable)
                   if (sample increment) next sample <= 1'b1;</pre>
                   else if (!enable && last enable) next sample <= 1'b0;</pre>
                   //write state info when enabled
                   write state info <= enable adsr;</pre>
                   if (enable adsr) begin
                          if (factor result[FACTOR WIDTH-1]) factor <=</pre>
(1<<(FACTOR WIDTH-1));
                          else factor <= factor result;</pre>
```

```
state <= next state;</pre>
                          //SET 'count' value
                         if (last state != next state) begin
                                count <= 0;
                         end
                          else begin
                                //only change count, when the next sample signal
is received
                                if (next sample) begin
                                      if (last state == S SUSTAIN) begin
                                             if (last_count == sustain_factor)
count <= 0;</pre>
                                             else count <= last_count + 1;</pre>
                                      end
                                      else begin
                                             count <= last count + 1;</pre>
                                end
                                else begin
                                      count <= last count;</pre>
                                end
                         end
                   end
                   else begin
                         state <= S_RELEASE;</pre>
                         count <= 0;
                   end
            end
      end
endmodule
audio gen_data.v
Module: tone theta_params
Description:
      Outputs the per ready pulse change in theta (aka frequency) and the
initial theta
      value (phase) for a given tone (octave, note, harmonic).
Parameters:
      Defined in Audio Generator Module
Inputs:
```

```
clock - the clock pulse (27 MHz)
      harmonic index - the harmonic index
      note index - the note index
      octave index - the octave index
Outputs:
      theta delta - the change in theta for each ready pulse (corresponds to
frequency)
      initial theta - the initial value for theta when a tone begins
(corresponds to phase)
Notes:
            The initial theta is the same for all instruments under the current
      1
scheme.
            These phases were derived from violin signals, so they may not be
compatible for
            other instruments.
----*/
module tone theta params #(parameter
      THETA WIDTH=16,
      LOG HARMONICS=2,
      LOG NOTES=4,
      LOG OCTAVES=3)
(
      input wire clock,
      input wire reset,
      input wire [LOG HARMONICS-1:0] harmonic index,
      input wire [LOG NOTES-1:0] note index,
      input wire [LOG OCTAVES-1:0] octave index,
      output reg [THETA WIDTH-1:0] theta delta,
      output reg [THETA WIDTH-1:0] initial theta
);
      //note name parameters
      parameter [LOG NOTES-1:0] C = 0;
      parameter [LOG NOTES-1:0] Cs = 1;
      parameter [LOG NOTES-1:0] D = 2;
      parameter [LOG NOTES-1:0] Ds = 3;
      parameter [LOG NOTES-1:0] E = 4;
      parameter [LOG NOTES-1:0] F = 5;
      parameter [LOG NOTES-1:0] Fs = 6;
      parameter [LOG NOTES-1:0] G = 7;
      parameter [LOG NOTES-1:0] Gs = 8;
      parameter [LOG NOTES-1:0] A = 9;
      parameter [LOG NOTES-1:0] As = 10;
      parameter [LOG NOTES-1:0] B = 11;
      //harmonic name parameters
```

```
parameter [LOG HARMONICS-1:0] FND = 0;
      parameter [LOG HARMONICS-1:0] SECOND = 1;
      parameter [LOG HARMONICS-1:0] THIRD = 2;
      parameter [LOG HARMONICS-1:0] FOURTH = 3;
      parameter [LOG HARMONICS-1:0] FIFTH = 4;
      //specifies the octave index which is represented by the constants below
      parameter [LOG OCTAVES-1:0] INITIAL OCTAVE INDEX = 7;
      //constant is divided by 2^octave attentuation to get the theta delta
      //corresponding to the fundamental frequency for a particular note and
      wire [LOG OCTAVES-1:0] octave attentuation = INITIAL OCTAVE INDEX -
octave index;
      //multiply the fundamental by this number to give the harmonic's theta
delta (frequency)
      wire [LOG HARMONICS:0] harmonic number = harmonic index + 1;
      reg [THETA WIDTH-1:0] base delta;
      always @* begin
            case (note index)
                         base delta = 16'd2857;
                  C:
                  Cs:
                         base delta = 16'd3027;
                         base delta = 16'd3207;
                  D:
                  Ds:
                         base delta = 16'd3398;
                         base delta = 16'd3600;
                  E:
                         base delta = 16'd3814;
                  F:
                         base delta = 16'd4041;
                  Fs:
                         base delta = 16'd4281;
                  G:
                  Gs:
                         base delta = 16'd4536;
                  A:
                         base delta = 16'd4806;
                  As:
                         base delta = 16'd5091;
                         base delta = 16'd5394;
                  default: base delta = 16'd0;
            endcase
      end
      always @(posedge clock) begin
            //assign theta delta (frequency) for a given note, octave, and
harmonic
            theta delta <= ((base delta >> octave attentuation) *
harmonic number);
            //assign initial theta (phase) for each harmonic
            case (harmonic index)
                  FND: initial theta <= 16'd32982;
                              initial theta <= 16'd9174;</pre>
                  SECOND:
                              initial theta <= 16'd46992;
                  THIRD:
                  FOURTH:
                              initial theta <= 16'd26623;
                              initial_theta <= 16'd59455;</pre>
                  default: initial theta <= 16'd0;</pre>
```

```
endcase
      end
endmodule
Modules: violin harmonic scale params, piano harmonic scale params,
      cello harmonic scale params, whistle_harmonic_scale_params
Description:
      Outputs the scale factor which corresponds to the relative amplitude of
the
      input harmonic index
Parameters:
      Defined in Audio Generator Module
Inputs:
      clock - the clock pulse (27 MHz)
      reset - the reset signal
      harmonic index - the harmonic index
Outputs:
      harmonic_scale - the scale factor for the harmonic
----*/
module violin harmonic scale params #(parameter
      SCALE WIDTH=8,
      LOG HARMONICS=3)
(
      input wire clock,
      input wire reset,
      input wire [LOG HARMONICS-1:0] harmonic index,
      output reg [SCALE WIDTH-1:0] harmonic scale
);
      parameter [LOG HARMONICS-1:0] FND = 0;
      parameter [LOG HARMONICS-1:0] SECOND = 1;
      parameter [LOG HARMONICS-1:0] THIRD = 2;
      parameter [LOG HARMONICS-1:0] FOURTH = 3;
      parameter [LOG HARMONICS-1:0] FIFTH = 4;
      always @(posedge clock) begin
            case(harmonic index)
                              harmonic scale <= 8'd128;</pre>
                  SECOND: harmonic scale <= 8'd39;
                  THIRD: harmonic scale <= 8'd18;
                  FOURTH: harmonic scale <= 8'd69;
                              harmonic scale <= 8'd53;
                  default: harmonic scale <= 8'd0;</pre>
```

```
endcase
      end
endmodule
module piano harmonic scale params #(parameter
      SCALE WIDTH=8,
      LOG HARMONICS=3)
(
      input wire clock,
      input wire reset,
      input wire [LOG HARMONICS-1:0] harmonic index,
      output reg [SCALE WIDTH-1:0] harmonic scale
);
      parameter [LOG HARMONICS-1:0] FND = 0;
      parameter [LOG HARMONICS-1:0] SECOND = 1;
      parameter [LOG HARMONICS-1:0] THIRD = 2;
      parameter [LOG HARMONICS-1:0] FOURTH = 3;
      always @(posedge clock) begin
            case(harmonic index)
                  FND: harmonic scale <= 8'd128;
                  SECOND: harmonic scale <= 8'd68;
                  THIRD: harmonic scale <= 8'd23;
                  FOURTH: harmonic scale <= 8'd22;
                  default: harmonic scale <= 8'd0;</pre>
            endcase
      end
endmodule
module whistle harmonic scale params #(parameter
      SCALE WIDTH=8,
      LOG HARMONICS=3)
(
      input wire clock,
      input wire reset,
      input wire [LOG HARMONICS-1:0] harmonic index,
      output reg [SCALE_WIDTH-1:0] harmonic_scale
);
      parameter [LOG HARMONICS-1:0] FND = 0;
      always @(posedge clock) begin
            case(harmonic index)
                  FND: harmonic scale <= 8'd128;
                  default: harmonic scale <= 8'd0;</pre>
            endcase
      end
```

```
endmodule
module cello harmonic scale params #(parameter
     SCALE WIDTH=8.
     LOG HARMONICS=3)
(
     input wire clock,
     input wire reset,
     input wire [LOG HARMONICS-1:0] harmonic index,
     output reg [SCALE WIDTH-1:0] harmonic scale
);
     parameter [LOG HARMONICS-1:0] FND = 0;
     parameter [LOG_HARMONICS-1:0] SECOND = 1;
     parameter [LOG HARMONICS-1:0] THIRD = 2;
     parameter [LOG HARMONICS-1:0] FOURTH = 3;
     parameter [LOG HARMONICS-1:0] FIFTH = 4;
     always @(posedge clock) begin
           case(harmonic index)
                            harmonic scale <= 8'd49;
                 FND:
                 SECOND: harmonic scale <= 8'd107;
                 THIRD: harmonic scale <= 8'd128;
                 FOURTH: harmonic scale <= 8'd14;
                            harmonic scale <= 8'd40;
                 FIFTH:
                 default: harmonic scale <= 8'd0;</pre>
           endcase
     end
endmodule
         ______
Modules: violin adsr props, piano adsr props, whistle adsr props
Description:
     The change in scale factor with 2 fractional bits per sample for each
     ADSR stage. Also outputs the duration of the finite stages.
Parameters:
     Defined in Audio Generator Module
Inputs:
     //violin only
     clock - the clock pulse (27 MHz)
     reset - the reset signal
     sample increment - pulse indicating to move to next sample
Outputs:
```

```
attack duration - the length in samples of the attack phase
      attack delta - the change in amplitude per sample during the attack phase
      decay duration - the length in samples of the attack phase
      decay delta - the change in amplitude per sample during the decay phase
      sustain delta - the change in amplitude per sample during the sustain
phase
            (nonconstant for violin)
      sustain factor - how often (in samples) to use the sustain delta, allows
            for longer sustains
      release delta - the change in amplitude per sample during the release
phase
----*/
module piano asdr props #(parameter
     LOG SAMPLES=8,
     DELTA WIDTH=10)
(
      //INSTRUMENT ADSR PROPERTIES
      output wire [LOG SAMPLES-1:0] attack duration,
      output wire signed [DELTA WIDTH-1:0] attack delta,
      output wire [LOG SAMPLES-1:0] decay duration,
      output wire signed [DELTA WIDTH-1:0] decay delta,
      output wire signed [DELTA WIDTH-1:0] sustain delta,
      output wire [LOG SAMPLES-1:0] sustain factor,
      output wire signed [DELTA WIDTH-1:0] release delta
);
            assign attack duration = 8;
            assign attack delta = 64;
            assign decay delta = -5;
            assign decay duration = 39;
            assign sustain delta = -1;
            assign sustain factor = 2;
            assign release delta = -2;
endmodule
module violin asdr props #(parameter
      LOG SAMPLES=8,
      LOG NUM TRACKS=1,
      DELTA WIDTH=10)
      input wire clock,
      input wire reset,
      input wire sample increment,
```

```
//INSTRUMENT ADSR PROPERTIES
      output wire [LOG SAMPLES-1:0] attack duration,
      output wire signed [DELTA WIDTH-1:0] attack delta,
      output wire [LOG SAMPLES-1:0] decay duration,
      output wire signed [DELTA WIDTH-1:0] decay delta,
      output wire signed [DELTA WIDTH-1:0] sustain delta,
      output wire [LOG SAMPLES-1:0] sustain factor,
      output wire signed [DELTA WIDTH-1:0] release delta
);
      wire reverse;
      wire [LOG_SAMPLES-1:0] sample_count;
      wire signed [DELTA WIDTH-1:0] delta offset, delta flux;
      overflow counter #(
            .COUNT WIDTH(LOG SAMPLES),
            .MAX COUNT(31))
      reverser (
            .clock(clock),
            .increment(sample increment),
            .restart(reset),
            .count(sample count),
            .overflow(reverse)
      );
      violin flux #(
            .LOG SAMPLES (LOG SAMPLES),
            .DELTA WIDTH(DELTA WIDTH))
      vf (
            .sample count(sample count),
            .delta flux(delta flux)
      );
            assign attack duration = 18;
            assign decay duration = 0;
            assign sustain factor = 2;
            assign attack delta = 20;
            assign decay_delta = 0;
            assign sustain delta = delta flux;
            assign release delta = -54;
endmodule
module whistle asdr props #(parameter
      LOG SAMPLES=8.
      DELTA WIDTH=10)
(
```

```
//INSTRUMENT ADSR PROPERTIES
      output wire [LOG SAMPLES-1:0] attack_duration,
      output wire signed [DELTA WIDTH-1:0] attack delta,
      output wire [LOG SAMPLES-1:0] decay duration,
      output wire signed [DELTA WIDTH-1:0] decay delta,
      output wire signed [DELTA WIDTH-1:0] sustain delta,
      output wire [LOG SAMPLES-1:0] sustain factor,
      output wire signed [DELTA WIDTH-1:0] release delta
);
      assign attack_duration = 38;
      assign attack_delta = 13;
      assign decay delta = -1;
      assign decay duration = 5;
      assign sustain delta = 0;
      assign sustain factor = 0;
      assign release delta = -18;
endmodule
//ROM containing the notes for Mary Had A Little Lamb
module little lamb sheet (
  input wire [3:0] index,
  output reg signed [15:0] beat info
  always @(index)
    case (index)
            //
                               16'bXX EE DD CC BB AA GG FF
            4'd0: beat info = 16'b00 00 00 00 00 00 11 00;
            4'd1: beat_info = 16'b10_11_00_00_00_00_00_00;
            4'd2: beat info = 16'b00 00 00 00 00 01 00 00;
            4'd3: beat info = 16'b00 00 00 00 01 00 00 00;
            4'd4: beat info = 16'b00 00 00 01 00 00 00 00;
            4'd5: beat info = 16'b00 00 00 01 00 00 00 00;
            4'd6: beat info = 16'b00 00 00 10 00 00 00 00;
            4'd7: beat info = 16'b10 00 00 00 00 00 00 00;
            4'd8: beat_info = 16'b00_00_00_00_01_00_00_00;
            4'd9: beat info = 16'b00 00 00 00 01 00 00 00;
            4'd10: beat info = 16'b00 00 00 00 10 00 00 00;
            4'd11: beat info = 16'b00 00 00 00 00 00 00 00;
            4'd12: beat info = 16'b00 00 00 01 00 00 00 00;
            4'd13: beat info = 16'b00 01 00 00 00 00 00 00;
            4'd14: beat info = 16'b00 10 00 00 00 00 00 00;
            4'd15: beat info = 16'b11 00 00 00 00 00 00 00;
            default: beat info = 16'b00 00 00 00 00 00 00;
    endcase
endmodule
```

```
violin and cello
module violin flux #(parameter
      LOG SAMPLES=8,
      DELTA WIDTH=10)
(
      input wire [7:0] sample count,
      output reg signed [DELTA WIDTH-1:0] delta flux
);
      wire [4:0] index = sample count[4:0];
      always @(index)
            case (index)
                   0:
                          delta_flux =
                                            -25;
                   1:
                          delta flux =
                                            -25;
                          delta_flux =
                   2:
                                            -23;
                          delta_flux =
                   3:
                                            -21;
                          delta flux =
                   4:
                                            -18;
                          delta flux =
                   5:
                                            -14;
                   6:
                          delta flux =
                                            -10;
                          delta flux =
                   7:
                                            -5;
                          delta flux =
                                            0;
                   8:
                   9:
                          delta_flux =
                                            5;
                   10:
                          delta flux =
                                            10;
                          delta flux =
                                            14;
                   11:
                          delta flux =
                   12:
                                            18;
                          delta flux =
                   13:
                                            21;
                          delta flux =
                   14:
                                            23;
                          delta flux =
                   15:
                                            25;
                          delta_flux =
                   16:
                                            25;
                   17:
                          delta_flux =
                                            25;
                          delta flux =
                   18:
                                            23;
                   19:
                          delta flux =
                                            21;
                          delta flux =
                   20:
                                            18;
                          delta flux =
                   21:
                                            14;
                   22:
                          delta_flux =
                                            10;
                   23:
                          delta flux =
                                            5;
                   24:
                          delta flux =
                                            0;
                          delta flux =
                   25:
                                            -5;
                          delta flux =
                   26:
                                            -10;
                          delta flux =
                   27:
                                            -14;
                          delta flux =
                   28:
                                            -18;
                   29:
                          delta_flux =
                                            -21;
                   30:
                          delta_flux =
                                            -23;
                   31:
                          delta flux =
                                            -25;
            endcase
endmodule
audio_gen_player.v
Module: key state memoryX
```

//defines simple sinusoidal oscillation during the sustain phase for the

```
Description:
     Stores the key press states for all the keys and manages updates from the
player modules.
Parameters:
     Defined in Audio Generator Module
Inputs:
     See below
Outputs:
     See below
______
____*/
module key state memoryX #(parameter
     LOG INSTRUMENTS=1,
     LOG NOTES=4,
     LOG OCTAVES=3)
(
     input wire clock,
     input wire reset,
     //read enable indicates when the module is being read, so it can tell the
players to
     //cease writing
     input wire read enable,
     //read indices specifying the key whose key press state is needed
     input wire [LOG NOTES-1:0] read note index,
     input wire [LOG OCTAVES-1:0] read octave index,
     //inputs from player moudles
     input wire write enable,
     input wire [LOG NOTES-1:0] write note index,
     input wire [LOG OCTAVES-1:0] write octave index,
     input wire [LOG INSTRUMENTS-1:0] write instrument index,
     input wire write key pressed,
     //indicates that the module is writable
     output wire writable,
     //the keys being pressed by the instruments (for the key specified by the
     output wire [(1<<LOG INSTRUMENTS)-1:0] keys pressed out
);
     localparam NUM INSTRUMENTS = (1<<LOG INSTRUMENTS);</pre>
     localparam INDEX WIDTH = LOG OCTAVES+LOG NOTES;
     //index signals
     wire [INDEX WIDTH-1:0] index, read index, write index;
     reg [INDEX WIDTH-1:0] delayed write index;
```

```
reg [LOG INSTRUMENTS-1:0] delayed instrument index;
      assign write index = {write octave index, write note index};
      assign read index = {read octave index, read note index};
      assign index = (read enable ? read index : write index);
      wire [(1<<LOG INSTRUMENTS)-1:0] mem keys pressed;
      wire [(1<<LOG INSTRUMENTS)-1:0] mem keys in;
      reg mem write enable;
      //internal RAM which stores the key press states
      wrbram #(
            .LOGSIZE(INDEX WIDTH),
            .WIDTH(NUM INSTRUMENTS)
      key_mem (
            .read addr(index),
            .write addr(delayed write index),
            .clk(clock),
            .din(mem keys in),
            .dout(mem keys pressed),
            .we(mem write enable)
      );
      reg initialized, last read enable, writable out, read started;
      reg read memory;
      wire write memory = !read memory;
      localparam [(1<<LOG INSTRUMENTS)-1:0] ZEROS = 0;</pre>
      parameter [(1<<LOG INSTRUMENTS)-1:0] ONES = ~0;</pre>
      wire neg delayed key pressed = ~delayed key pressed;
      //this is all ones with a zero at the instrument index
      wire [(1 << LOG\ INSTRUMENTS) - 1:0] mask = (ONES ^
(1<<delayed instrument index));</pre>
      //zero out only the key press info at the instrument index
      wire [(1<<LOG INSTRUMENTS)-1:0] key press mask = (keys pressed out &
mask);
      //put in new key press info
      wire [(1<<LOG INSTRUMENTS)-1:0] keys in = (key press mask |</pre>
(delayed key pressed<<delayed instrument index));</pre>
```

reg delayed key pressed;

```
assign keys pressed out = ((initialized && !reset) ? mem keys pressed :
0);
      assign writable = (writable out && !read enable);
      //if not initialized, erase data by setting keys_in to zero and writing
during the first read cycle
      assign mem keys in = ((reset || !initialized) ? 0 : keys in);
      always @(posedge clock) begin
             delayed write index <= index;</pre>
             delayed key pressed <= write key pressed;</pre>
             delayed instrument index <= write instrument index;</pre>
             last read enable <= read enable;</pre>
             if (reset) begin
                    initialized <= 1'b0;</pre>
                    writable out <= 1'b0;</pre>
                    mem write enable <= 1'b0;</pre>
                    read started <= 1'b0;</pre>
             end
             else begin
                    if (read enable) begin
                          writable out <= 1'b0;</pre>
                           //if not initialized, erase all data
                           if (!initialized) begin
                                 mem write enable <= 1'b1;</pre>
                           end
                           else mem write enable <= 1'b0;</pre>
                           if (!last read enable) read started <= 1'b1;</pre>
                    end
                    else begin
                          mem write enable <= write enable;</pre>
                           read started <= 1'b0;</pre>
                           //finished a full read, so it is initialized
                           if (last read enable && read started) begin
                                 initialized <= 1'b1;</pre>
                                 writable out <= 1'b1;</pre>
                           end
                           else begin
                                 writable out <= ~writable out;</pre>
                           end
                    end
             end
      end
endmodule
```

```
Module: sheet player
Description:
     Plays back sheet music in a 16 bit format. The lower 14 bits represent 7
notes (quarter,
     half, or whole).
Parameters:
     Defined in Audio Generator Module
Inputs:
     See below
Outputs:
     See below
______
----*/
module sheet player #(parameter
     SHEET ADDR WIDTH=4,
     SHEET DATA WIDTH=16,
     NOTE INFO WIDTH=2,
     //LOG TICKS=11,
     QRT DURATION=128,
     LAST OCTAVE=7,
     LOG INSTRUMENTS=1,
     LOG SAMPLES=8,
     LOG NOTES=4,
     LOG OCTAVES=3,
     LOG HARMONICS=3)
     input wire clock,
     //resets the modules state
     input wire reset,
     //enable signal for the module
     input wire enable in,
     //specifies next beat switches to next beat's notes
     input wire beat enable,
     //specifies next sample, indicates when the note should beat
     //turned off in conjunction with the DURATION parameter which
     //is given in terms of samples
     input wire sample enable,
```

```
//this module can only play one octave from one instrument at a time
      //this selects which octave and instrument to use
      input wire [LOG OCTAVES-1:0] octave index,
      input wire [LOG INSTRUMENTS-1:0] instrument index,
      input wire [SHEET DATA WIDTH-1:0] sheet data,
      output reg [SHEET ADDR WIDTH-1:0] sheet address,
      output reg send new address,
      //indicates that the module has finished playback
      output reg done playing,
      //OUTPUTS TO KEY PRESS MEMORY
      output reg [LOG NOTES-1:0] write note index,
      output reg [LOG_OCTAVES-1:0] write_octave_index,
      output reg [LOG_INSTRUMENTS-1:0] write instrument index,
      output reg key pressed,
      output reg key press we
);
      reg [SHEET DATA WIDTH-1:0] current sheet data;
      //note info parameters
      localparam [NOTE INFO WIDTH-1:0] NONE = 0;
      localparam [NOTE INFO WIDTH-1:0] QUARTER = 1;
      localparam [NOTE INFO WIDTH-1:0] HALF = 2;
      localparam [NOTE INFO WIDTH-1:0] WHOLE = 3;
      //note name parameters
      localparam [LOG NOTES-1:0] F = 5;
      localparam [LOG NOTES-1:0] G = 7;
      localparam [LOG NOTES-1:0] A = 9;
      localparam [LOG NOTES-1:0] B = 11;
      localparam [LOG NOTES-1:0] C = 0;
      localparam [LOG NOTES-1:0] D = 2;
      localparam [LOG NOTES-1:0] E = 4;
      wire last beat flag = sheet data[SHEET DATA WIDTH-1];
      //can't support some notes in the last octave
      wire [LOG OCTAVES-1:0] base octave = ((octave index == LAST OCTAVE) ?
(octave_index - 1) : octave_index);
      reg [2:0] current note;
      reg [3:0] current note offset;
      wire [NOTE INFO WIDTH-1:0] current note info =
(sheet data>>current note offset);
      localparam NOTE STATE WIDTH = 3;
      wire [NOTE STATE WIDTH-1:0] note info state = ((current note info ==
WHOLE) ? 4 : {1'b0, current note info});
      reg [20:0] note states;
```

```
reg [4:0] note state offset;
     wire [NOTE STATE WIDTH-1:0] current note state =
(note states>>note state offset);
     reg [NOTE STATE WIDTH-1:0] new note state;
     localparam [NOTE STATE WIDTH-1:0] NONE STATE = 0;
     localparam [NOTE STATE WIDTH-1:0] QUARTER STATE = 1;
     localparam [NOTE STATE WIDTH-1:0] HALF STATE = 2;
     localparam [NOTE STATE WIDTH-1:0] THREE STATE = 3;
     localparam [NOTE STATE WIDTH-1:0] WHOLE STATE = 4;
     wire release quarter notes;
     reg release signal;
     wire [LOG SAMPLES-1:0] sample count;
     overflow counter #(
            .COUNT WIDTH(LOG SAMPLES),
            .MAX COUNT(QRT DURATION-1))
     sample counter (
            .clock(clock),
            .increment(sample enable),
            .restart(beat enable || reset),
            .count(sample count),
            .overflow(release quarter notes)
     );
     reg [LOG NOTES-1:0] current note index;
     reg [LOG OCTAVES-1:0] current octave;
     always @* begin
            case (current note)
                  3'd0: current note index = F;
                  3'd1: current note index = G;
                  3'd2: current note index = A;
                  3'd3: current note index = B;
                  3'd4: current note index = C;
                  3'd5: current note index = D;
                  3'd6: current note index = E;
                  default: current note index = 0;
            endcase
            case (current_note)
                  3'd0: current octave = base octave;
                  3'd1: current octave = base octave;
                  3'd2: current_octave = base_octave;
                  3'd3: current octave = base octave;
                  3'd4: current octave = base octave + 1;
                  3'd5: current octave = base octave + 1;
                  3'd6: current octave = base octave + 1;
                  default: current octave = 0;
```

```
endcase
      end
      reg set key press;
      always @* begin
             case (current note state)
                    NONE STATE: set key press = 1'b0;
                    QUARTER STATE: set key press = (release signal ? 1'b0 :
1'b1);
                    HALF_STATE: set_key_press = 1'b1;
                    THREE_STATE: set_key_press = 1'b1;
                    WHOLE STATE: set_key_press = 1'b1;
                    default: set_key_press = 1'b0;
             endcase
      end
      reg current data processed, last beat done, end playback;
      reg beat done, sample done;
      reg beat switch;
      reg update;
      always @* begin
             if((current_note_state == NONE_STATE) || (current_note_state ==
QUARTER STATE)) new note state = (end playback ? NONE STATE : note info state);
             else new note state = current note state - 1;
      end
      always @(posedge clock) begin
             if (beat enable) beat switch <= ~beat switch;</pre>
      end
      always @(posedge clock) begin
             if (reset || done playing) begin
                    note states <= 0;</pre>
                    release signal <= 1'b0;</pre>
                    sheet address <= 0;</pre>
                    key press we <= 1'b0;
                    current note <= 0;</pre>
                    current_note offset <= 0;</pre>
                    note state \overline{\text{offset}} \ll 0;
                    sample done <= 1'b1;</pre>
                    beat done <= 1'b1;</pre>
                    update <= 1'b1;</pre>
                    write note index <= 0;</pre>
                    write octave index <= 0;</pre>
                    write instrument index <= 0;</pre>
                    key pressed <= 1'b0;
```

```
end playback <= 1'b0;</pre>
                    //sheet data <= 1'b0;
                    last beat done <= 1'b0;</pre>
                    if (reset) done playing <= 1'b0;</pre>
             end
             else begin
                    last beat done <= beat done;</pre>
                    if (release quarter notes) release signal <= 1'b1;</pre>
                    else if (!last beat done && beat done) release signal <=
1'b0;
                    if (beat enable) begin
                          beat done <= 1'b0;</pre>
                    end
                    if (sample enable) begin
                          sample done <= 1'b0;</pre>
                          current note <= 0;</pre>
                          current note offset <= 0;</pre>
                          note state offset <= 0;</pre>
                    end
                    else begin
                          if (enable in) begin
                                 if (current note != 7) begin
                                        if (!sample done) begin
                                               //write note information every sample
                                               write_note_index <=</pre>
current_note_index;
                                               write octave index <= current octave;</pre>
                                               write instrument index <=</pre>
instrument index;
                                               key pressed <= set key press;</pre>
                                               key press we <= 1'b1;
                                        end
                                        else begin
                                               key press we <= 1'b0;
                                        end
                                        //if notes shouldn't change on next beat,
don't update
                                        if((current note state != NONE STATE) &&
(current note state != QUARTER STATE)) update <= 1'b0;</pre>
                                        //on the beat, update the note information
                                        if (!beat done && update) begin
                                               case(current note)
                                                     0: note states[2:0] <=</pre>
new note state;
                                                     1: note states[5:3] <=
new note state;
```

```
2: note states[8:6] <=</pre>
new note state;
                                                      3: note states[11:9] <=</pre>
new note state;
                                                      4: note states[14:12] <=
new note state;
                                                      5: note states[17:15] <=</pre>
new note state;
                                                      6: note states[20:18] <=
new note state;
                                               endcase
                                         end
                                         else begin
                                         end
                                         note state offset <= note state offset +</pre>
NOTE STATE WIDTH;
                                         current note offset <= current note offset</pre>
+ NOTE INFO WIDTH;
                                         current note <= current note + 1;</pre>
                                  end
                                  else begin
                                         update <= 1'b1;</pre>
                                         if (!beat done && update) begin
                                               end playback <= (last beat flag ||</pre>
(&sheet address));
                                               if (end_playback) begin
                                                      sheet_address <= 0;</pre>
                                                      done playing <= 1'b1;</pre>
                                               end
                                               else begin
                                                      sheet address <= sheet address
+ 1;
                                               end
                                         end
                                         key press we <= 1'b0;
                                         sample_done <= 1'b1;</pre>
                                         beat done <= 1'b1;</pre>
                                  end
                           end
                           else begin
                                  key press we <= 1'b0;
                           end
                    end
             end
      end
endmodule
```

```
Module: event player
Description:
      Plays back a transformed MIDI song from a ROM.
Parameters:
      Defined in Audio Generator Module
Inputs:
      See below
Outputs:
      See below
----*/
module event player #(parameter
      EVENT ADDR WIDTH=11,
      EVENT DATA WIDTH=21,
      LOG TICKS=11,
      LOG TICKS PER SECOND=3,
      NUM PULSES=48000,
      LOG INSTRUMENTS=1,
      PRECISION WIDTH=16,
      LOG NOTES=4,
      LOG OCTAVES=3,
      LOG HARMONICS=3)
(
      input wire clock,
      //resets the modules state
      input wire reset,
      //enable signal, tells this module it can process information and write
to the key state RAM
      input wire enable,
      //play signal (only increments counter if playing, otherwise it is
paused).
      input wire play,
      //ready pulse (tells it to increment the counter which gives it the tick
count)
      input wire ready,
      //indicates that the module has completed playback
      output reg done playing,
      //OUTPUTS TO KEY PRESS MEMORY
      output reg [LOG NOTES-1:0] write note index,
```

```
output reg [LOG OCTAVES-1:0] write octave index,
      output reg [LOG INSTRUMENTS-1:0] write instrument index,
      output reg key pressed,
      output reg key press we
);
      localparam [PRECISION_WIDTH-1:0] PULSE PER TICK = (NUM PULSES /
(1<<LOG TICKS PER SECOND));
      wire [PRECISION WIDTH-1:0] pulse count;
      wire tick enable;
      reg [LOG TICKS-1:0] tick count;
      //counts pulses and increments the tick count on overflow (when
PULSE_PER_TICK is reached).
      overflow counter #(
            .COUNT WIDTH (PRECISION WIDTH),
            .MAX COUNT(PULSE PER TICK-1))
      pulse to tick (
            .clock(clock),
            .increment(play && ready),
            .restart(reset),
            .count(pulse count),
            .overflow(tick enable)
      );
      reg [EVENT ADDR WIDTH-1:0] event address;
      wire [EVENT ADDR WIDTH-1:0] next event address;
      wire [LOG_NOTES-1:0] event_note index;
      wire [LOG OCTAVES-1:0] event octave index;
      wire [LOG INSTRUMENTS-1:0] event instrument index;
      wire [LOG TICKS-1:0] event tick;
     wire event key press;
      //USE THIS ADDRESS TO LOOKUP IN EVENT MEMORY
      //THAT WAY EVENT ADDRESS LINES UP WITH CURRENT EVENT INFO
      assign next event address = ((event tick == tick count) ? (event address
+ 1) : event address);
      wire [EVENT DATA WIDTH-1:0] current event info;
      assign {event key press, event tick, event instrument index,
event octave index, event note index} = current event info;
      //ROM containing transformed MIDI file to be played
      rose midi midi(
            .addr(event address),
```

```
.clk(clock),
             .dout(current event info)
      );
      always @(posedge clock) begin
             if (reset || done playing) begin
                   event address <= 0;</pre>
                   key_press we <= 1'b0;</pre>
                   tick count <= 0;
                   if (reset) done playing <= 1'b0;</pre>
             end
             else begin
                   if (play && tick enable) tick count <= tick count + 1;</pre>
                   //if enable signal is sent, and the module isn't done playing
track
                   //process track information
                   if (enable && !done playing) begin
                          if (current event info != 0) begin
                                 if (event tick == tick count) begin
                                       //go to next event
                                       event address <= next event address;</pre>
                                       //if at last address (event address is all
ones)
                                       //the module is done playing
                                       if (&event address) done playing <= 1'b1;</pre>
                                       //write note information
                                       write note index <= event note index;</pre>
                                       write octave index <= event octave index;</pre>
                                       write instrument index <=</pre>
event instrument index;
                                       key pressed <= event key press;</pre>
                                       key press we <= 1'b1;
                                 end
                                 else key press we <= 1'b0;
                          //all current event info = 0, means reached end of
track
                          //reset all signals
                          else begin
                                 done playing <= 1'b1;</pre>
                                 event address <= 0;</pre>
                                 //don't output key press info if at empty slot
                                key_press_we <= 1'b0;</pre>
                          end
                   end
                   else begin
                          //don't output key press info if not enabled or
done playing
```

```
key press we <= 1'b0;
                 end
           end
     end
endmodule
audio gen utils.v
*-----
Module: overflow_counter
Description:
     Counts up to a particular maximum value and restarts. When the maximum
value is reached,
     the counter outputs an overflow signal on the next clock cycle after
restarting at
     zero.
Parameters:
     COUNT WIDTH - the width in bits of the count
     MAX COUNT - the maximum value that the counter can reach before
restarting
Inputs:
     clock - the clock pulse (27 MHz)
     increment - when high, the counter increments on the next clock cycle
     restart - when high, the count is set to zero and overflow goes low.
     count - the current count (0 to MAX COUNT)
     overflow - (pulse) set high when the counter iterates through all numbers
between 0 and
           MAX COUNT
Notes:
           Make sure MAX COUNT is within the range of numbers possible given
COUNT WIDTH,
           otherwise, there will never be overflow.
----*/
module overflow counter #(parameter
     COUNT WIDTH=0,
     MAX COUNT=0)
(
     input wire clock,
     input wire increment,
     input wire restart,
```

```
output reg [COUNT WIDTH-1:0] count,
      output reg overflow
);
      always @* begin
            if (increment && (count == MAX COUNT)) overflow = 1'b1;
            else overflow = 1'b0;
      end
      always @(posedge clock) begin
            //restart, so set count to zero and set overflow low.
            if (restart) begin
                  count <= 0;
            end
            else begin
                  //increment the count
                  if (increment) begin
                         //restart if MAX COUNT is reached, and set the overflow
high
                         if (count == MAX COUNT) begin
                               count <= 0;
                         end
                         //otherwise, just increment. overflow is low
                         else begin
                               count <= count + 1;</pre>
                         end
                  end
                  //overflow is only set high if iterating (aka increment is
high)
                  else begin
                         //enable overflow <= 1'b0;</pre>
                  end
            end
      end
endmodule
//interpolates using the delta per sample and the number of pulses
//converts the delta to a delta per pulse (INCREASE UNIT) and uses that to
//increase the value (has precision bits to allow for higher granularity)
module interpolator #(parameter
      LOG SAMPLES=8,
      NUM PULSES=48000,
      DELTA WIDTH=8,
      PRECISION WIDTH=8)
(
      input wire signed [DELTA WIDTH-1:0] delta,
      input wire [DELTA WIDTH+PRECISION WIDTH-1:0] data in,
      output wire [DELTA WIDTH+PRECISION WIDTH-1:0] data out
);
      localparam DATA WIDTH = PRECISION WIDTH + DELTA WIDTH;
```

```
localparam [PRECISION WIDTH-1:0] PULSE PER SAMPLE = (NUM PULSES /
(1<<LOG SAMPLES));</pre>
      localparam [PRECISION WIDTH-1:0] ZERO = 0;
      localparam signed [PRECISION WIDTH:0] INCREASE UNIT =
(((1<<LOG SAMPLES)*(1<<PRECISION WIDTH))/NUM PULSES);
      wire signed [DATA WIDTH:0] increase = delta * INCREASE UNIT;
      wire signed [DATA WIDTH:0] signed data = {1'b0, data_in};
      wire signed [DATA WIDTH:0] result = data in + increase;
      assign data out = (result[DATA WIDTH] ? 0 : result[DATA WIDTH-1:0]);
      //assign data out = data in + increase;
endmodule
//adds a value to another value but when the value goes over the MAX value,
//MAX is output
module max adder #(parameter
      DATA WIDTH=8,
      MAX = (1 << (DATA WIDTH-1)))
(
      input wire [DATA WIDTH-1:0] data,
      input wire signed [DATA WIDTH-1:0] delta,
      output reg [DATA WIDTH-1:0] result
);
      wire signed [DATA_WIDTH:0] signed data = {1'b0, data};
      wire signed [DATA WIDTH:0] sum = signed data + delta;
      //parameter [DATA WIDTH-1:0] MAX = (1<<(DATA WIDTH-1));</pre>
      always @* begin
            if (sum > MAX) result = MAX;
            else if (sum < 0) result = 0;
            else result = sum[DATA WIDTH-1:0];
      end
endmodule
//parameterized dual port (one read port, one write port) module
//modified version of mybram from lab4
module wrbram #(parameter
      LOGSIZE=14,
      WIDTH=1)
(
      input wire [LOGSIZE-1:0] read addr,
      input wire [LOGSIZE-1:0] write addr,
      input wire clk,
      input wire [WIDTH-1:0] din,
      output reg [WIDTH-1:0] dout,
      input wire we
   // let the tools infer the right number of BRAMs
```

```
(* ram style = "block" *)
   reg [WIDTH-1:0] mem[(1<<LOGSIZE)-1:0];
   always @(posedge clk) begin
     if (we) mem[write addr] <= din;</pre>
     dout <= mem[read addr];</pre>
   end
      //INIT
      integer i;
      initial begin
            for (i = 0; i < (1 < LOGSIZE); i = i+1) begin
                  mem[i] = 0;
            end
      end
endmodule
//parameterized single port BRAM module taken from lab4
module mybram #(parameter LOGSIZE=14, WIDTH=1)
               (input wire [LOGSIZE-1:0] addr,
               input wire clk,
               input wire [WIDTH-1:0] din,
               output reg [WIDTH-1:0] dout,
               input wire we);
   // let the tools infer the right number of BRAMs
   (* ram style = "block" *)
   reg [WIDTH-1:0] mem[(1<<LOGSIZE)-1:0];
   always @(posedge clk) begin
     if (we) mem[addr] <= din;</pre>
     dout <= mem[addr];</pre>
   end
      //INIT
      integer i;
      initial begin
            for (i = 0; i < (1 < LOGSIZE); i = i+1) begin
                  mem[i] = 0;
            end
      end
endmodule
//scales a signed value by the given scale factor
module scaler #(parameter
      DATA WIDTH=18,
      SCALE WIDTH =8)
(
      input wire clock,
      input wire reset,
      input wire enable,
      input wire signed [DATA WIDTH-1:0] data,
      input wire [SCALE WIDTH-1:0] factor,
```

```
output reg [DATA WIDTH-1:0] product
);
      //factor converted to signed positive value)
      wire signed [SCALE WIDTH:0] signed factor = {1'b0, factor};
      //multiply by factor (factor converted to signed positive value)
      wire signed [SCALE WIDTH+DATA WIDTH:0] mult = data * signed factor;
      //divide by 2^(SCALE WIDTH-1)
      wire signed [SCALE WIDTH+DATA WIDTH:0] shift = mult >>> SCALE WIDTH-1;
      always @* begin
            if (reset || !enable) begin
                  product = 0;
            end
            else begin
                  if (factor[SCALE WIDTH-1]) begin
                        product = data;
                  end
                  else begin
                        product = shift[DATA WIDTH-1:0];
                  end
            end
      end
endmodule
//scales a unsigned value by the given scale factor
module positive scaler #(parameter
      DATA WIDTH=18,
      SCALE WIDTH =8)
(
      input wire clock,
      input wire reset,
      input wire enable,
      //the data, converted to unsigned format internally
      input wire [DATA WIDTH-1:0] data,
      //the scale factor
      input wire [SCALE WIDTH-1:0] factor,
      output wire [DATA WIDTH-1:0] product
);
      wire [DATA WIDTH:0] temp;
      assign product = temp[DATA WIDTH-1:0];
      scaler #(
            //parameters
            .DATA WIDTH(DATA WIDTH+1),
            .SCALE WIDTH (SCALE WIDTH)
      )
```

```
.clock(clock),
            .reset(reset),
            .enable(enable),
            .data({1'b0, data}),
            .factor(factor),
            //outputs
            .product(temp)
      );
\verb"endmodule"
// parameterized 2 to 1 {\tt mux}
module mux2 #(parameter
      W=1) // data width, default 1 bit
(
      input [W-1:0] a,b,
      input sel,
      output [W-1:0] z
);
      assign z = sel ? b : a;
endmodule
```