# **Multi-timbral Sound Module**

6.111 Final Project

Valerie Gordeski Susan Hwang Chris Sheehan

Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology

December 9<sup>th</sup>, 2004

Abstract

The multi-timbral sound module is a music synthesizer that is able to generate three different instrument sounds. A user can choose to play a song from a keyboard using different voices (just by toggling a switch), to record a song from the keyboard entry and then to play it back, or to listen to two prerecording songs that use multiple instruments. Susan Hwang was responsible for the front end: the keyboard entry, the keyboard write/read to and from the RAM, and for the decoding unit that produces the appropriate pitch and play signals to the instrument. Chris Sheehan was responsible for creating the appropriate pitches using the inputs from Susan's module through interpolation, and for the integration of the entire overall system. Valerie Gordeski was responsible for taking the interpolated waveform and for shaping it to sound like the piano, violin and the flute, and to create a back-end mixer and volume control that would mix the digital waveforms and output the analog version of the result to the speaker. The hardest part of the project was the integration of the entire system - when the project takes up several FPGAs it has to be tested separately in little pieces, and when it is put together and little things go wrong it is extremely hard to know right away what is not working.

1. Introduction	4
2.Font-End Input Control and Decoder(Susan Hwang)	5
2.1 Decoder	
2.11 Keyinterface	6
2.12 Keydecoder	
2.13 Realplay	
2.14. Record	9
2.15. Blank	. 10
2.16. Masterunit	. 10
2.17. Frontend	
2.2 Testing and Debugging	. 12
3. Instruments and Interpolation (Chris Sheehan)	13
3.1 Interpolation	. 13
3.2 Instrument Module Implementations	. 15
3.21 Instrument	. 15
3.22 Note Lookup Table	. 16
3.23 Interpolator FSM	
3.24 Sample ROM	
3.25 Interpolator Calculator	
3.26 Divider	. 18
3.27 DAC FSM	
3.3 Other Implementations	
3.31 Midi Synth	
3.32 Songs	
3.4 Testing and Debugging	
4. Shaping and Mixing of Sounds (by Valerie Gordeski)	
4.2 ADSR - Attack, Decay, Sustain, Release	. 24
4.21 ADSR Piano	. 25
4.22 ADSR Flute	
4.23 ADSR violin	
4.3 The Mixer and the Sound Control	
4.31 The Mixer	
4.31 The Volume Control	
4.4 Testing and Debugging	
5. Conclusion	31

# Table of Contents

# **Table of Figures**

Figure 1: Overall Front-end Diagram	5
Figure 2: Keyboard PS/2 Bus Timing Waveforms	6
Figure 3: Simulation of Key Interface	6
Table 1: Keyboard Data Sequence	7
Figure 4: Simulation of Keydecoder	7
Table 2: The key-pitch-note values	8
Figure 5: Real play simulation	8
Figure 6: Record Simulation	10
Figure 7: Simulation of Masterunit and memory units	11
Table 4: Message Encoding	11
Table 5: Pass Message Encoding	11
Table 6: Instrument Message Encoding	
Figure 8 - Graphic of Interpolation	14
Figure 9 - Overall Block Diagram of Instrument Module	15
Figure 10 - Instrument Simulation Graphic	16
Figure 11 - Interpolator FSM Simulation Graphic	17
Figure 12 - Interpolator Simulation Graphic	18
Figure 13 - DAC FSM Simulation Graphic	18
Figure 14 - Fur Elise Sheet Music	
Figure 15 - Silent Night Sheet Music	21
Fig. 16 The typical envelope shape of a piano (from	
http://www.teachnet.ie/amhiggins/lesson6.html#)	
Fig. 17 The block diagram for a Piano ADSR	25
Figure 18. The state transition diagram for the piano module	
Figure 19. ADSR coefficients stored in the ROM	26
Figure 20. ADSR coefficients for the flute	
Figure 21. The ADSR envelope shape of the violin	
Figure 22. The Volume Control Module.	
Figure 23. The timing diagram for violinADSR module	
Figure 24. The timing simulation for the sound module.	31

# **1. Introduction**

The purpose of the multi-timbral sound module is to be able to play three different voices in a variety number of ways. In particular, this project includes a violin, piano and flute. The project allows for two different modes of direction from the user: real play from the user on the keyboard and play from a bank of songs. The keyboard real play only allows for playing from one instrument but the user may choose to play from 3 different instrument sounds. The songs contain instructions for all 3 instruments and can create a polyphonic sound. Table 1 is the overall diagram that shows the different modules that the sound module is composed of.

There are three main components to the creation of the project: the front end control, pitch modulation, envelope generation with volume control. The first FPGA contains the overall control of the instruments complete with the keyboard, button and switch interfacing. The front end module then passes the play and pitch signals to the interpolator. The interpolator takes these values and samples the instrument wave stored in the ROM according to the pitch value. This output is then passed on to the envelope generator which will shape the instrument waveform according to the instrument. This will be passed to the speaker to be heard.



Figure 1: Overall Block Diagram

# **2.** Font-End Input Control and Decoder(by Susan Hwang)

The purpose of this front-end module is to allow the user to control how the three instruments are played and act as a director. The user can choose from two songs, play from the keyboard, record from the record and playback. The front-end includes interfacing between external keyboard, switches, and buttons and the instruments. It allows recording of keyboard presses into a ram, blanking of the RAM, real-time playing of the keyboard, and playing from stored song ROMs.



Figure 1: Overall Front-end Diagram

The clock comes from the 1.8 mHz crystal clock and the reset, start (which starts the keyboard interface), start1 (which starts the song play), and blank are button presses. Songorkey (which selects whether user wants to play from a song or a key), record, songs and instrument are all switches. Each instrument receives a play (1 bit) and pitch (5 bits) values from the output of the frontend module. This will control the playing of each of the instruments.

#### 2.1 Decoder

#### 2.11 Keyinterface

The purpose of the keyboard interface is to change the serial output of the keyboard into an 8-bit key code signal. The keyboard interface module takes in the keyboard clock, keyboard data, a reset, start, and outputs the corresponding 8-bit keyboard code and a ready signal that pulses high when all 8-bits of the keyboard code have been received.



Figure 2: Keyboard PS/2 Bus Timing Waveforms

The keyinterface also has an additional embedded module called the lev2pulse module. Due to the nature of the kclk signal, the level to pulse module pulses on the negative edge of the kclk since the data is valid when the kclk is low. Figure 2 shows the keyboard clock and data outputs and their relation to each other. Therefore, the sample signal of the lev2pulse module will trigger the keyinterface to extract the data from the kdata signal. Figure 3 shows the collecting of 8 data bits from the keyboard. *Ready* is pulsed when all 8 bits have been collected.



Figure 3: Simulation of Key Interface

The keyboard interface uses a simple two state finite state machine (FSM). It transitions to S\_INITIAL with the reset button press. The S\_INITIAL will transition to S\_1 if sample goes high and the extracting of the data has started. Table 1 shows the keyboard data sequence. By the time it gets to S\_1, the first bit has already been ignored. It will stay in S\_1, until it has reached the count of 10. Meanwhile, the bits coming in will be stored to the corresponding 8-bit memory register. It only stores bit 1-9 into the message

register and ignores the first and last 2 bits. When the count 10 has been reached, S\_1 transitions to S\_INITIAL to wait for the next sample and outputs the updated message register to the keydecoder as *outmessage* and pulses *ready*.



 Table 1: Keyboard Data Sequence

#### 2.12 Keydecoder

The keydecoder module takes the key message from the keyinterface and decodes it into the music format that the other modules can recognize. The keydecoder also takes a 2-bit instrument signal which determines which instrument the messages are created for. There are two types of codes that are important to our music player: make code and break code. Each key has a make code which is usually 8-bits long. This indicates a that a key has been pressed. The break code 'F0' followed by a key's break code indicated that the key has been released. Accurately detecting the make and break of a key is important because it determines the length a note is played.

Ref 0.0ns		Time: 0.0ns		interval 0.0ms					
		a Dina							
tiane:	Value	1.04	2 Dus	3.0us 4.0us	S.Dus 6.Du	7.0us #.0us	3 Dus 10 Dus	11.0us 12.0us	13.0us 14.0u
()- c8	T o	ັນແບບເບ	Innnnnn	10000000	nnnnnnnn				nananı
menuton 😼	112					2			
Dif current[4 0] Q	DO	0 X	18	X	31 )	18	X	20	χ ti
P previous	D¢	and the second second	0	Ŷ	18 X	31	Ŷ	ч.	) 23
autmessage[7 f]	Dé	e Y		-		2	A I		
Cepesantes age	0								
autroessage[4. 0]	0.0	0 Y	18	Y		0	Ý	23	Yt
and streey	H 00	60 Y	32	- Y^-	F0 Y	32	Y	42	Y te
g- ready	0	1		<u> </u>	'n		<u> </u>		<u> </u>
(p maty2									
2 11	H 00	00 YY	82	Y	L	80	V	67	
9.9	H 00	00	Y в			80	^	67	
	H 00	00 YY	82	A	· · · · · · · · · · · · · · · · · · ·	00		87	YA

Figure 4: Simulation of Keydecoder

The module has two essential registers: previous and current. When the *outdata* signal is received and when *ready* is pulsed high, *outdata* is decoded into pitch values which are stored in the current register. Then current's value is latched to previous register. The decoded messages are outputted in two cases. When the previous value is 'F0' in which case an *outmessage* of instrument turn off will be sent along with a pulsed *ready2* and when the previous value is not 'F0,' an *outmessage* will be set to the instruction "play instrument with pitch set on current register" with a pulsed *ready2* signal. Figure 4 shows a decoding of the *outmessage* taken from the output of the keyinterface. Table 2 shows how the key codes maps to the pitch codes and actual note values.

KEY CODE	PITCH	NOTE
15	0	LOW A
1E	1	A#
1D	2	В
24	3	С
25	4	C#
2D	5	D
2E	6	D#
2C	7	Е
35	8	F
3D	9	F#
3C	10	G
3E	11	G#
1A	12	A HIGH
1B	13	A#
22	14	В
21	15	С
2B	16	C#
2A	17	D
34	18	D#
32	19	Е
31	20	F
3B	21	F#
3A	22	G
42	23	G#
F0	31	BREAK

 Table 2: The key-pitch-note values

#### 2.13 Realplay

The realplay module takes the *outmessage* from the keydecoder module and parses the message into simple play and pitch values for the instruments. The first top 2 bits are taken out first to determine which instrument is playing. After it has determined which instrument is playing, the appropriate play1, play2, play3 are assigned from the 5<sup>th</sup> bit of the *outmessage* and the corresponding pitches are assigned from the 0-4 bits of *outmessage*. Figure shows how the realplayer takes the messages and translates it into play and pitch values for the instruments.

Start 0.0ms		• End 10.0	ŧ	Internali [10 Dus							
Name	Value:	500.0ms 1.0	a 15es 2.0.	ni 2.5us 3.0u	a 3.5us 4.0u	s 4.5us 5.0u	a 55ca 6.0u	6 5us 7 0u	n 7.5es 8.0u	6. 8.5us	3.045
city- city	0	innnnn	nnnnn	nnnnn	nnnnn	nnnnn	nnnn	nnnn	nnnnn	nnnn	ПП
tim piny3	0										
cie play3 cie play2	0										
typiq to	0	1						2-1		0	
picht	H 00	00	X 01	X 62	03	( 04 )	X 06 )	( 06 )	67	X 00	0
pach2	H 00		-	s)s		00			-		and the second
phoh3	H 00					60					
message[7.0]	H 40	40	61 )	42 X	e (	44 X	65 X	45 X	67 X	48	X 69
	1. C	1		777			11/2				

**Figure 5: Real play simulation** 

#### 2.14. Record

The purpose of the record module is to record the keyboard presses into the record RAM with proper musical encoding. The record module takes the *outmessage* of the keydecoder and stores that into the recordram. In addition to just storing the messages of the keycoder, it determines the length between each message and stores that as a special pass message into the RAM. The finished RAM is essentially identical to the form of the song ROMS complete with instrument instructions and pass length messages.

The record module also included an imbedded recordcounter module. The purpose of the recordcounter is to count how many "time-units" have passed between each message. This module takes in a *clk*, *startcounter*, *stopcounter* instructions from the record module and outputs a count. The record module in itself contains another embedded module called msdivider. This msdivider divides the 1.8mHz clock into 1/8 of a second. Therefore each count (bit increment) from the recordcounter means an increase of 1/8 of a second.

The record module includes a six state FSM. It transitions to S INITIAL from a reset button press where the register values are initialized. It will transition out of S\_INITIAL to S<sub>1</sub> when the *ready2* signal from keydecoder pulses high, indicating a new message is ready. S 1 sets data and address of the recordram to the appropriate values while keeping we low. This is setting up the ram for writing. It transitions to S<sub>2</sub> at the next clock edge. In S 2, we goes high and stores the data in the ram address location. S 2 also triggers the recordcounter to start counting by asserting *startcounter* high. Then S\_2 transitions to S\_3 at the next clock cycle. S\_3 is essentially a wait state for the next message to come. When *ready2* pulses high, S 3 can transition to S 4 where the record module gets ready to store the special pass time message. S\_4, the module stops the counter by asserting the stopcounter message. The RAM data register is set to the count value and the address is set to the next address value. At the next clock edge, S 4 transitions to S<sub>5</sub> and the pass message is stored into the RAM. At the next clock edge, S 4 transitions to S 6. S 6 is essentially a buffer state that keeps the data and address valid to make sure the correct values are stored into the RAM. At the next clock edge, S 6 transitions back to S 1 to store the next message. Figure 6 shows the recording of various musicdata inputs from the keydecoder and how the recorder interacts with the recordram.



**Figure 6: Record Simulation** 

#### 2.15. Blank

The blank module blanks the recordram in case the user wants to reuse the ram to record something else. The blank module takes an external button press to begin writing the RAM.

The blank module has 4 states. When the external blank button press is first asserted, the state is set to 0 and the *busy* signal immediately goes high, signaling to the top module that the blanker is now accessing the RAM. S\_0 is a buffer state to make sure the data and address have been steady for awhile. S\_1, the value of 0 is written to the RAM, S\_2 is another buffer state and in S\_3, the address in incremented. This cycle continues until the address has reached the end of the RAM in which case *busy* signal goes low.

#### 2.16. Masterunit

The masterunit is in charge of reading from the memory units and decoding the messages to control the three instruments. The masterunit takes in a *clock*, *reset*, *start*, and *songs* as external controls. The *start* tells the FSM to begin playing a song and the *songs* signal which is 2 bits long selects which memory unit to read from. In our implementation, song0 is the recordRAM, song1 is Fur Elise and song2 is Silent Night.

The masterunit has an embedded counter module that counts for a variable amount of time and signals to the masterunit when it has done counting with a pulsed *change* signal. The purpose of the counter is to tell when the masterunit can read from the next address in the memory units. This could determine note lengths of pause lengths between notes.



Figure 7: Simulation of Masterunit and memory units

The masterunit has 5 states. It first transitions to S\_INITIAL with the *reset* press which initializes all the outputs and registers to 0. In S\_INITIAL, if an external *start* button is pressed, then the masterunit transitions to S\_1 to begin reading the song. S\_1, the address for the memory unit is set and S\_2 is the buffer state to hold the address steady. S\_3 is when the message from the memory unit is decoded. A case statement is used to determine which type of message or instrument is being described. Any of '01,10,11' indicated that an instrument is being turned on or off so the corresponding play and pitch values should be correctly set. All of the instrument instructions will automatically transition back to S\_1. A '00' which is a time pass message means that the next 6 bits is the count value and the counter must be started. Then the masterunit transitions to a special S\_4. In S\_4, the masterunit waits for the *change* signal from count, indicating that the message in the next address can be read. Figure 7 shows the simulation of playing from songrom1 which has the stored song Fur Elise.

The following is the message encoding that the masterunit uses to interpret the messages stored in the memory units. Each message is currently set at 8 bits long. The 2 MSB encodes the type of instruction, the next 1 bit encodes play(on/off), the next 5 encodes the pitch. However, a special instruction includes the pass message. The pass message, instead of having play, pitch information has the time value information in 6 bits describing how long to wait before reading the next message.

			10	
Type Pa	.SS	Voice 1	Voice 2	Voice 3

#### **Table 4: Message Encoding**

There are two types of Messages: Pass message and Instrument message.

00	Time Value (6 bits)					
Table 5: Pass Message Encoding						

Type/Instrument(2)	Note On/OFF(1)	Pitch Value (5bits)			
01 (voice 1)	1 (on)	0 (lower C)			
01	0 (off)	Nothing (ignored)			
Table ( . La structure and Managers Errore Rener					

 Table 6: Instrument Message Encoding

### 2.17. Frontend

The front-end module is a collection of the instances of the other modules. It interfaces between the external controls and the other modules. It also a contains a mux that controls which module controls the instrument play and pitch outputs. Depending on the value of *songorkey* the frontendcontrol selects either play and pitch signal from the masterunit or the realplay module. It also chooses which module controls the recordram. Depending on the *busy* signal from the blank module, *rec* and *songorkey*, it chooses which we, address and data will access the RAM.

# 2.2 Testing and Debugging

The testing and debugging was difficult for this project due to its complexity and the abundance of modules. However, there was a systemic method to testing the modules. After I finished coding each module, I compiled and caught the little syntax errors. I then simulated to make sure the module was doing what it was suppose to. I tested things very incrementally. After finishing two modules, I would connect the modules together and simulate it to make sure they were compatible and the chain would continue. An example of the steps I took was I first tested whether the keyboard worked. I then implemented the keyinterface module and checked whether the HEX LEDs would change on the kit when there is a button press. I then implemented keydecoder and connected and simulated keyinterface. After I made sure this worked, I added on realplay, recorder and so on. What was good about this testing is that I could make sure these parts worked incrementally. Since Chris had an instrument that played a square wave early on, I could hear when my part was working and when it wasn't working.

Debugging has very difficult for this project. It was that sometimes when instrument wasn't playing, it was hard to tell if it was the frontend or the instrument that had bugs. It is also hard to interface with other people's projects. For example, if the instruments are not configured correcting, the notes will sound off or it will not play altogether. The debugging also got very complicated when all the modules were put together and there are a million signal to look at and debug. Something that was also difficult was testing all three instruments. Since only two instruments fit on one FPGA, we had to put an instrument with the front end control and bus the input and output signals. Something very difficult is dealing with the keyboard. The keyboard is old and often the connections are not so good so sometimes the keyboard will fail and it is hard to distinguish whether it is a logic failure or hardware failure.

# 3. Instruments and Interpolation (Chris Sheehan)

The overall project was to create a sound module that can play songs from various inputs by sounding one or more unique instruments. My role in the project was to create the actual digital instruments that create the sound. While Susan worked on the front end of the system and Valerie worked on the backend digital signal processing, I worked on the "middle." My goal was to create a set of digital instruments that would take instructions from Susan's module and output digital signals to Valerie's module.

The instruments were to be digital in nature, so they could not use any natural analog waveforms. An obvious instrument design was to play a series of digital values stored in a ROM to recreate a waveform. Hooking these signals to a digital-to-analog converter (DAC) would allow the sound to be played over an analog speaker.

Each instrument had to be able to play many notes so that a variety of songs could be played. There were a few possibilities of how to create instruments with several pitches. One would be to have separate ROMs storing sampled waveforms of the specific instruments playing specific notes. This would unfortunately require a huge number of rather large ROMs, a memory requirement that is not conducive to FPGAs. Another possibility would be to have fewer ROMs and achieve different pitches by skipping through the values in the ROMs. If playing every value at a certain rate sounded an "A," then playing every other value at the same rate would sound an "A" an octave higher. To allow pitches between octaves to be played, the ROMs should be "oversampled," meaning that there would be great detail in the ROM values. By choosing every fifth or every sixth value in the ROM, for example, we could change the pitch slightly.

I determined that both of these proposed possibilities would not work well with the 6.111 lab kits because of the large memory requirement. To solve this problem, I use a technique called *interpolation* to shift the pitch of the single sample to produce other pitches.

## 3.1 Interpolation

Interpolation shifts the pitch of the sample by accessing the ROM data at different rates. If the stored sample is a "C," accessing it at twice the rate would produce a "C" an octave above, while accessing it at half the rate would produce a "C" an octave below. The normal "C" would result from reading from the ROM and incrementing the address once every sample period. The higher "C" would result form reading from the ROM and incrementing the address twice every sample period. Thus, we can change the pitch by incrementing the ROM address at different rates, even though the sample period is constant.

Changing the frequency by integer multiples is very easy, but this produces a range in notes that is too great for a conventional song. For example, a "D" is two half-steps above a "C." A given half-step is one-twelfth of an octave, or 1.059 times faster than the note below it. A "D" is (1.059)^2 times a "C" in frequency. If the stored sample in ROM is a "C," we need to increment the address 1.059^2 times every sample period.

The ROM clearly only allows integer address values, so the challenge is to interpret an address value like 1.059. One method is to simply ignore the fractional part of the address value, but this produces a signal that is barely intelligible. Another method, as seen in the top part of the figure below, is to choose only the nearest ROM address value. If the "virtual" ROM address is 4.589, the program will choose address 5.

The third method is to use linear interpolation. This method calculates the ROM value by taking a weighted average of the neighboring ROM values. For example, if the virtual address is 3.4, the program will take 0.6 of the value at address 3, and 0.4 of the value at address 4. See the bottom part of the figure for a pictorial representation of this.

If ROM[x] is the value of the ROM at address *x*, *F* is the fractional part of the virtual ROM address, and *I* is the integer part, the output of interpolation is:



ROM[I+F] = (1-I)ROM[I] + (F)ROM[I+1]

**Figure 8 - Graphic of Interpolation** 

# **3.2 Instrument Module Implementations**

#### 3.21 Instrument

The instrument module is the core module of my part of the project. It takes a play signal and note value signal, and produces a digital signal result. The note value can be between 0 and 24, with 0 representing an "A," 24 representing an "A" two octaves higher, and the other numbers representing every half-note in between. The module produces an 8-bit result.

The instrument module is timed by an external source, giving it a start signal. The start signal tells the instrument to calculate the next value of the digital signal for the instrument at the desired pitch. When the instrument is simulated at the correct sampling rate, the stream of instrument results will produce the desired sound when run through the DAC. The figure below depicts an overall block diagram of the instrument module.



As each start is asserted, the instrument should produce a new result value based on the values in the sample ROM and the note value. Figure 10 shows the note value changing in simulation.

🕄 instrument.scf - Waveform Editor							
Ref. 173.4us 🚺 🖬 Time: 0.0ns	;	Interval: -1	73.4us	]			
Name:	Value:	5.0us	10.0us	15.0us	20.0us	25.0us	30.0u
🖚 clk	ן י ן	TUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTU					
🖘 start							
🗩 reset		]					
🗩 play	1						
busy	0						
📂 note_val	DO [	0	(	5			0
🖅 result	Н 96	00 )( 83 ) 0	) ( 8A <b>X</b> ()	8E ( 92	XXX		96

**Figure 10 - Instrument Simulation Graphic** 

# 3.22 Note Lookup Table

The note value is converted to an *increment parameter*, which represents the value by which the low "A" frequency must be multiplied to produce the desired pitch. If the note value is "1," or a A#, the increment parameter will be 1.059, or one plus the twelfth root of two. This number is represented as a two's complement value with an integer and a fractional part.

The left side of Figure 1 shows how the increment can be represented with an integer and a fractional part. In my case, the increment has two integer bits and eight fractional bits.

# **3.23 Interpolator FSM**

The instrument's finite state machine (FSM) controls the reading from the sample ROM and feed values to the unit that actually interpolates. It keeps track of a virtual address pointer that represents the address of the sample in ROM that we would like to interpolate the value of (e.g. ROM[1.34]).

Every time the instrument acts, it increments the virtual address by the increment parameter. It then retrieves the values in the sample ROM at integer addresses immediately above and below the virtual address (ROM[1] and ROM[2] in this case). It passes these values to the interpolator unit, as well as the fractional part of the address (0.34 here). This number is used to calculated the weighted average of the two ROM addresses to produce the interpolated value.

🕆 interp_fsm.scf - Waveform Editor								
Start: 463.4us 🔹	End:	463.9us Interval: 500.0ns						
Name:	_Value: _	⊥ 5.0us 10.0us 15.0us 20.0us 25.0us 30.0us 35.0us 40.0us						
🗊 – start								
🗊 – reset	0							
🗊— clk	0							
🖃 busy	0							
📂 increment	H 080	080						
📂 rom_data	H 04	04						
🖅 val_a	H 04	00 04						
🖅 val_b	H 04	00 ( 04						
🖅 rom_addr	D1	0 / 1						
🖘 virtual_rom_addr	H 0080	0000)( 0080						
Fraction	H 80	00 ( 80						

Figure 11 - Interpolator FSM Simulation Graphic

In Figure 11, the interpolator FSM is simulated. It fetches two data values from the ROM, val\_a and val\_b. Here these are both the same value, 04. Val\_a comes from ROM[0] and val\_b comes from ROM[1]. This is consistent with the increment value, 080, which represents one-half. Because the first virtual address will be  $0 + \frac{1}{2} = \frac{1}{2}$ , the first two address should be the one above (1) and the one below (0) the virtual address. The fractional part of the virtual address (80) is an output that will be past on to the interpolation calculator.

#### 3.24 Sample ROM

The Sample ROMs themselves (\*.mif files) were made by Valerie. There are three ROMs, one each for the violin, piano, and flute. The ROMs store the values of a complex waveform for each instrument. The values are 8 bits wide, and the ROM has a length of 256. Each ROM stores two full periods of the instrument, and when played at the fundamental sampling rate with no interpolation, the ROMs all store a 440 Hz "A" note.

#### 3.25 Interpolator Calculator

The interpolator calculator (or just "interpolator") performs the actual linear interpolation. It takes the values from the lower and higher ROM address, as well as the fractional part of the virtual ROM address. Again, if ROM[x] is the value of the ROM at address *x*, *F* is the fractional part of the virtual ROM address, and *I* is the integer part, the output of interpolation is:

$$ROM[I+F] = (1-I)ROM[I] + (F)ROM[I+1]$$

The interpolator unit uses two simple multipliers to quickly compute this value.

In the simulation in Figure 12, the fraction is kept constant at one-half (H80). The interpolator unit is simulated at various low\_val and high\_val outputs, and it shows that the result is indeed the arithmetic mean of the two inputs.

Ref: 6.9us	🔸 🔸 Time: 🖌	1.3us	Interval:	-2.6us					
								_6.9us	
Name:	_Value:	L 1.Ous	2.0us	3.0us	4.0us	5.0us	6.0us	7 <mark>0</mark> us	8.0us
🗊– sample	1								
📂 fraction	H 80					80			
📭 low_val	D 20		20			30	<u> </u>		20
🗊 high_val 🐨 result	D8	8	( 10	<u>)</u>				В	
🐨 result	D 14	14	γ 15	γ	14	Y 19	γ		14

**Figure 12 - Interpolator Simulation Graphic** 

### 3.26 Divider

The divider module is external to the instruments, but it controls the timing of the instrument system. As I mentioned before, each instrument's sample ROM contains two waves in 256 samples. This must be sampled at a rate that creates a 440 Hz "A." Because the system. It turns out that we need 558 samples per 1/100 second to create an "A" from the stored sample. Because we are using a 1.8432 MHz system clock, the divider unit divides the clock by 33 to create the correct sampling signal.

## **3.27 DAC FSM**

The DAC FSM (digital-to-analog converter finite state machine) effectively synchronizes the instruments in the system. Each sampling period, it tells every instrument to fetch new interpolation values. When the signals from each instrument are all ready, the DAC FSM enables the result of the system to be output to the DAC. This unit deals with the start and busy signals from each instrument, and waits for each instrument to be ready with its values before changing the output to the DAC.



**Figure 13 - DAC FSM Simulation Graphic** 

In the simulation in Figure 6 it is clear that the DAC FSM waits for all three instrument busy signals to go low before continuing to state 0, where it will output the result to the DAC (bring dabar low).

## **3.3 Other Implementations**

In addition to instrument-related modules, I implemented a few other parts of the project. One was the top-level module for my FPGA. The other was a couple of song ROMs to drive part of Susan's control module.

#### 3.31 Midi Synth

This top level module integrates the instruments, ADSRs (Valerie's back end modules), and Valerie's volume control unit. It includes a divider and DAC FSM to control the timing and synchronization of instruments.

Originally, we wanted to divide the project onto two FPGAs: one to have all of the control signals and user inputs, another to house the instruments and back end processing. Unfortunately, the many ROMs in our project did not allow all three instruments and ADSRs to be stored on one FPGA. Thus, this top level module included two instruments and ADSRs internally, and had one instrument and ADSR external.

The module receives control signals from Susan's controller FPGA and gives play and pitch signals to the two internal instruments. It also receives the digital signal output from the external instrument, which is stored on Susan's FPGA. This instrument's pitch and play signals are all controlled within Susan's FPGA, but the instrument interacts with the DAC FSM on my ROM through the start, busy, and sample signals.

All of the signals between the FPGAs are bussed through a 50-pin cable connecting the boards of each unit.

#### 3.32 Songs

One of the features of the sound module is to play pre-stored songs from internal ROMs. Although it was Susan's part of the project to read through the ROMs and interpret the instructions, I programmed the songs into the \*.mif format.

The two songs are *Fur Elise* and *Silent Night* ('tis the season!). I found sheet music for the songs online, at <u>http://www.8notes.com</u>.

For *Fur Elise* (see Figure 14), I programmed nine measures of the song into a ROM. The treble clef was programmed as the violin, and the bass clef was the piano. For *Silent Night* (see Figure 15), I programmed the entire twelve-measure song. The violin part was programmed as the violin, and the piano part was split into a two-part harmony between the piano and the flute. I had to transpose some of the notes differently then they were written because of the limited number of notes on the sound module. There were also too many notes on the sheet music to program using only three separate instruments.







Figure 14 - Fur Elise Sheet Music

Free sheetmusic from www.8notes.com

Silent Night

Franz Gruber







© Copyright 2000 David Bruce B.A., M.Mus.

**Figure 15 - Silent Night Sheet Music** 

In the interest of time, I first converted the sheet music into human-readable pseudo-code. The first measure of *Fur Elise*, for example, looked like:

---1 p1 1019 p1 off1 1018 p1 off1

The ---1 is simply a comment indicating the beginning of measure 1. This was useful for finding mistakes in the code. The first instruction "p1" is a pause for 1 period. "1019" means turn instrument 1 (the violin) on and play pitch 19. Pitch 19 corresponds to a high E, as one can see from the sheet music. Then there is another pause, and "off1" tells the sound module to turn off the instrument. The entire piece continues like this until the end, and other instruments can be added with messages like "2019" or "off2."

The next step was to convert the songs to a \*.mif file that could be read in Verilog to initialize a ROM with the proper songs. All of the song ROM files were 256 addresses in length (*Silent Night* barely fit). To convert this pseudo-code into actual instructions, I wrote a Python script to process the text files. See the Appendix for the code. After run through the script, the first measure of *Fur Elise* looks like:

0	:	1;
1	:	115;
2	:	1;
3	:	64;
4	:	114;
5	:	1;
6	:	64;

These instructions can be read by Susan's control unit to drive the instruments and produce the songs. Because the keyboard does not allow multiple instruments to play at the same time, the song ROMs enable creation of polyphonic sounds.

#### 3.4 Testing and Debugging

Our group was careful to design the project so that it could be implemented in modular, incremental stages. When each module or each incremental implementation was finished, we would test thoroughly.

I found that testing by simulation was often not enough to ensure successful functionality. At different design stages, I would program the FPGA with a module that would allow me to test my code in hardware. This reduced the number of surprises later when I assembled the project and programmed the FPGA.

I also designed as many modules as possible so they could be extended, much as Java has classes and inheritance. For example, instead of creating three separate piano, violin, and flute modules, I designed a single, generic "instrument" module. I tested this module thoroughly with a simple sine wave ROM before adding in the more complicated sample ROMs.

My technique for debugging the overall system and assembling the modules was to incrementally add functionality and test the system. I would gradually convert dummy modules into real functional ones and catch errors along the way. If a module did not work correctly, I would create a new top level module whose only purpose was to test this module. I actually had three or four top level modules that I could separately program to test individual features.

Once in hardware, I would use the LEDs liberally to indicate correct inputs and outputs. I would also be extra careful when wiring to not introduce time-consuming stupid mistakes.

Debugging our project was challenging because many of the aspects of the system could not be easily tested in software simulation. The sounds of the instruments consisted of hundreds of digital values being output from the DAC at a very fast rate. MAX+Plus II could not simulate the actual output waveform. Tweaking the parameters of the instruments and the ADSRs required often recompilation and reprogramming, which took a lot of time.

# 4. Shaping and Mixing of Sounds (by Valerie Gordeski)

## **4.1 Different Harmonics**

There is an infinite complexity to the way different instrument produce sounds. Physics have long studied why a Stradivarius violin sounds like it does - and tried to reproduce the exact warm and richness of sound on the violin copies. Every note that is played by any instrument has a certain quality depending not only on its fundamental frequency (440 Hz of an A for example), but also on the combinations of the different harmonics that it has. A harmonic is a higher frequency wave that is a multiple integer amount times the fundamental frequency of the pitch (for example, 440\*2 is 880, therefore 880 Hz is a harmonic of A). All high quality instruments have multitude of higher harmonics that do not only differ in frequency, but also in their phase from the fundamental. By combining the fundamental frequency and its harmonics, it is possible to obtain a sound that sounds somewhat like an instrument you are looking for.

To figure out the harmonic content for the three instruments that our team has chosen to replicate - the violin, the piano, and the flute - I have spent a lot of time on the internet trying to find papers and sites relating to this subject. I was able to find the relation between the fundamental frequency and the 5 harmonics for a piano, including the phase difference between them. However, for the flute and the violin I was only able to find the

coefficients of their harmonic, therefore when I created the waveforms they did not have any phase information in them. These waveforms are stored in a ROM, with two periods and 256 coefficients (128 coefficients per cycle. Please refer to the memory initialization files given in the Appendix C for the exact values of the coefficients.



#### 4.2 ADSR - Attack, Decay, Sustain, Release



The most important characteristic and distinguishes the hammer-striking sound of a piano and a warm blowing of a flute is the shape of the note envelope. Aside from vibrating at a certain frequency, the amplitude of the note changes over time to give it the sound we are used to hearing. The manner in which every envelope is described is called ADSR - or Advance, Decay, Sustain, and Release. These terms describe very well the basic shape of a piano envelope (see Fig. 16)

The piano has a really sharp 'attack' stage, with the peak value corresponding to the impact of a little hammer in the piano striking the string. After the loud initial vibration, the string quickly decays (therefore, the decay stage) to a fairly level value, after which the sound stays somewhat level (hence the name 'sustain'). During the release part, the sound quickly decays to zero. The flute, being a wind instrument without striking or plucking, has a more rounded envelope shape: it has a gradual increase until a certain peak value, and after that a decrease to zero, without a sharp attack/decay boundary. If the flute sound is sustained, the sound oscillates in volume and its envelope looks like a sinusoid. By researching different instruments, and figuring out how their envelopes differ, our group came up with three instruments that we can shape: the piano, the violin and the flute. These instruments have enough differences in their envelopes that even with the imperfect lab tools the listener will be able to distinguish between different instrument sounds.

#### 4.21 ADSR Piano

The first module that I have created is the ADSRpiano module. This serves as a template for all the other instruments, although each instrument differs from the next because of the different envelopes. With the current encoding scheme, the ADSR is only given the information of when to start and to stop a signal, a clock, a reset button, an enable signal (that serves as a counter) and a waveform. It then modifies the waveform to produce a sound wave with amplitude emulating an actual piano sound (please refer to Fig.17).



Fig. 17 The block diagram for a Piano ADSR

The way this modification is achieved is through a larger FSM, that controls a multiplier and a ROM with all the ADSR coefficients. The coefficients were first created in Matlab, and then converted into a .mif file. There are three pointers that keep track of the ROM address - atkptr (attack pointer), decayptr (decay pointer) and the susptr (sustain pointer). Originally, the ADSR was configured for a dynamic envelope shaping - given the shape of the note, it would have calculated the duration of the attack, decay, and sustain periods, and if the note was shorter than expected, it would have jumped to the respective pointers. However, our simple encoding scheme only allowed to receive a start and an endtime. Therefore, the piano stayed in the sustained region by moving the susptr backwards until the 'endtime' signal was given.

The FSM that controls the ADSR has four states: attack, decay, sustain, and idle (please see Figure 18 for the state transition diagram). With a reset signal, the FSM enters the

idle state. The counter is set to zero, and the program is waiting for a start signal. With the start signal, the FSM moves into an 'attack' phase, by setting the rom address to be the atkptr. After that, the counter\_temp counts every 109 enables and increments the pointer when it is done, while counter counts to 2618 to know when to reset the count to zero and to move to the next state. In all states, if 'endtime' signal is pressed, the FSM enters the idle state, and returns addressrom (pointer that keeps track of the ROM address) to 0 and all the pointers to their appropriate values.



Figure 18. The state transition diagram for the piano module.





The shape of the envelope that is stored in the ROM is illustrated in Figure 19. As stated previously, the release part of the waveform is missing because the instrument never knows when to stop until it actually receives the stop signal. Therefore, it just keeps looping in the sustain region in order to keep the sound going.

#### 4.22 ADSR Flute

Unlike the piano, the flute has a very slow attack, and a very gradual decay. It doesn't really have a sustain mode - when the flute is sustained, you hear a sinusoid increase and decrease in aplitude, creating a wavering sound. Figure 20 illustrates the shape of the flute envelope.



Figure 20. ADSR coefficients for the flute

The block diagram and the state transition diagram of the flute is very similar to the block diagram of the ADSRpiano module. It takes in the same inputs: the clock, the reset, the start, the end, the product of the interpolator, and produces the busy signal (for debugging) and an 8-bit result. Inside you will find a similar envelope ROM that stores the coefficients, and the multiplier. The multiplier takes in the coefficients from the ROM via the addressptr, and multiplies them by the waveform supplied by the interpolator.

Since there is no sustain, the ADSR flute has only three states: an attack state, a decay state, and an idle state. At any time it can leave those states if an end signal has been received - it then returns all the points to their default values and waits for another start signal. If, however, the end signal is not reached even after all the envelope ROM coefficients have been used, the decayptr will keep looping around in the high symmetric part of the coefficients (approximately from 20 to 109), to create a sinusoid-like wavering sound one might hear when an actual flute is sustained.

#### 4.23 ADSR violin

The violin sounds different from both the flute and the piano. The key difference between these instrument is the way they sustain their notes : in the piano, after the hammer strikes the string the sound vibrations die away, therefore there is a gradual decay in the envelope. With the flute, there is the sinusoid fluttering that was described in the above section. With the violin, for as long as the violinist holds the bow to the string, the violin will play without any change in volume (unless of course the violinist wants it to change the volume). Therefore, after the sharp attack phase, in the envelope of the violin there is a long sustain period. I thought that the best way to represent this is just to keep the coefficients in the ADSR ROM constant.



Figure 21. The ADSR envelope shape of the violin

The block diagram and the state transition diagram is again very similar to the piano (please refer to Figure 17). The inputs are the same, and the ROM is the same length. Perhaps a way to optimizer the storage would be just to have one address with the constant coefficient through which I would loop, but I kept all the ROMs having the same format. There are three states in this FSM: the attack, sustain, and idle. The default state is the idle state: this is where the module waits for the input. As soon as it receives the start signal, it goes to the attack phase, and begins its multiplication. As before, counter\_temp and counter registers keep track of when to increment the address pointer and when to change state, respectively. These registers are incremented at every 'enable' signal.

### 4.3 The Mixer and the Sound Control

After the outputs come out of the ADSR, it is necessary to add them appropriately. Originally, the waveform that went into ADSR was all positive, and so the multiplication done in the ADSR was unsigned. With addition of thee instruments at the same time, a different strategy has to be used.

#### 4.31 The Mixer

Since all the coefficients for the actual instrument waveforms with all of their harmonics range from 0-255 (all positive), they have to be converted to the range from -128 to 128; and be put into the 2's complement format. Then, the type of multiplication in the ADSR modules was changed to signed multiplication. Now, when the digital waveform comes out from the ADSR it is centered appropriately around 0. The waveforms can then be

added through a simple addition; or they can be passed through the sound controller first and then be added.

The code for this very simple mixer resides in the top level module midi\_synth.v, found with Chris Sheehan's code.

#### 4.31 The Volume Control

The volume control module takes in clock, reset, volup, voldown, and an input from the ADSR. It produces a 12 bit output, which is a result of the appropriate scaling of the sound.

The block diagram for the sound control can be found below. In order to multiply the sound by a certain fraction, you need to first mutiply it and then to divide it. This module doesn't have an FSM, it uses a mix of blocking and nonblocking assignments to produce the appropriate output. The counter in this module keeps track of whether we are increasing or decreasing in volume. The default value for the counter is 2 - this means that the sound is in the 'normal' state. There are two volume down settings - when the user presses the voldown button once, the sound goes down, and then down more. After that, the number of presses doesn't change, and the counter remains at 0. Now if the user presses the volume up button, the counter will increment, and the sound will increase accordingly. This simple scheme for the sound control has been replicated for all thee instruments.



Figure 22. The Volume Control Module.

When this module was integrated with the ADSRs, there was also a volume switch implemented. With the volume switch on, the FPGA sends the outputs through the volume control first, and then reads them out and mixes them. With the volume switch off, it takes the outputs directly from the ADSR, and then mixes them.

#### 4.4 Testing and Debugging

Majority of my testing and debugging happened through simulations. In order to see if the ADSR was working properly and whether the states were changing the way I wanted them to, I changed the counter and counter\_temp values to something much smaller, where I could see over several clock cycles that the address pointer was incrementing properly. A sample time diagram from the violinADSR is shown below in Figure 23. In this diagram, you can see the address pointers incrementing when they are supposed to, and the output incrementing at first during the attack phase (note that the attack pointer is changing value at this time) and the sustain pointer changing during the sustain state. You can also see the result incrementing in during the attack phase, and then staying constant through the sustain part of the violin. When I knew that all of my modules behaved in a logical fashion, we have tried to integrate them all. Much to my surprise, all of the ADSRs worked as expected on the first try.



Figure 23. The timing diagram for violinADSR module

The second thing I had to debug was the volume control module. To do that, I first tested the sound module in simulation (see below). As you can see, the output changes appropriately with each volume up and volume down button press. On reset, the state counter switches to 2, which is the default value. With volumeup and volumedown presses, the output becomes scaled accordingly.

The biggest issue I had with the volume control was during integration. At first, I could not hear any changes in volume. Because of the limitation of the 8-bit DAC, and the truncation of the output that had to happen, the range has to be chosen carefully to hear the changes. Also, with the instrument such as the piano, only the attack part can be heard since after it decays past the certain value, the bits where the sound is happening are outside of our 8-bit DAC selection range (the sound control has a 12 bit output, and typically we select the highest 8 bits). This issue could have been resolved by using a 12-

bit DAC, but since we have already integrated the entire system, every control would have to have been changed, and at that point it was too late to do anything about it. I have also created my own top level module called adsroutputs.v. in order to see if the sound module and the ADSRs can be put together without any compile errors. After that, I put the sound control onto Chris's FPGA and tested it there, and the final code of the adsroutputs became integrated into Chris's midi\_synth.v top level module.



Figure 24. The timing simulation for the sound module.

# 5. Conclusion

Our group had many lessons to take away from this final project.

First modularity is the key to success in a large project. When there are ten or twenty or more separate modules, the system is too complex to effectively test and debug once all assembled. By splitting the project into three main mini-projects (one for each person), and designing ways for each of the parts to be individually tested, we greatly simplified the design and implementation process. Each group member was then able to further split up his or her part of the project into modules that were small enough to manage and test by themselves.

We also learned that in a project with multiple team members, defining and keeping track of specification is critical. Although each person was implementing the part on their own, it was important that each person understood the inputs and outputs the others expected. This insured that the modules would work well together once assembled. For example, Val was originally going to design her ADSR so it would take in a "begin note" and "duration" signal. But Susan and I determined that note duration signals would be difficult to implement in our song encoding, so Val changed her specification so that only a "start note" and "end note" signal were required.

It was also important but difficult for us to keep track of code versions and file hierarchies. The Verilog code did not support the equivalence of inheritance in objectoriented programming, but there still existed the concept of modules "having" other modules. Our file structure could not really reflect this because everything was in the same folder. Also, compilation produced many extra files that cluttered the file space. In hindsight, we probably should have used a versioning system such as CVS. In all, we learned to work together as a team. Our victories and failures were ours together. We learned to compromise on issues we disagreed on, and we helped each other through good and bad times during the life of the project.

Given enough time, and enough effort, and enough FPGAs, *anything* is possible.

# Appendix A : Susan Hwang's Implementation

//FRONTEND CONTROL: adds all the modules together and is the main //interface between the keyboard, clk, buttons and switches. this //module also acts as a controller that regulates the signals going //into the modules module frontendcontrol(clk,start,start1,reset,songorkey,rec,songs, instrument,kclk,kdata,play1,play2,pitch1,pitch2,outdata,blank,busy); input clk, reset, songorkey, rec, start, kclk, kdata, start1, blank; input [1:0] songs; input [1:0] instrument; output play1,play2,busy; output [4:0] pitch1,pitch2; output [7:0] outdata; wire play3; wire [4:0] pitch3; wire [1:0] songs; wire [7:0] outdata; wire [7:0] outmessage; wire play1r,play2r,play3r,play1m,play2m,play3m; wire [4:0] pitch1r,pitch2r,pitch3r,pitch1m,pitch2m,pitch3m; wire [7:0] qrom1,qrom2,qrom3,qram,addressROM,addressRAM,addressRAMm, addressRAMr, dataram, recdataram, ram\_addr, ram\_data; wire weram, ready, ready2, LED, weramr, weramm, we, busy; songrom1 SongROM1(addressROM, qrom1); songrom2 SongROM2(addressROM, qrom2); songrom3 SongROM3(addressROM, grom3); recordram recordram(addressRAM,weram,dataram,qram); //blanks the ROM with blank press blanktherom blanktherom(clk, blank, busy, ram\_addr, ram\_data, we); keyinterface keyinterface(reset,start,kclk,kdata,clk,outdata,ready); keydecoder keydecoder(clk, instrument, outdata, ready, outmessage, ready2); realplay realplay(clk,outmessage,play1r,play2r,play3r,pitch1r,pitch2r, pitch3r); record record(clk,reset,outmessage,ready2,LED,addressRAMr,weramr, recdataram,count); masterunit masterunit(clk,reset,start1,songs,qrom1,qrom2,qrom3,qram,

```
play1m,play2m,play3m,pitch1m,pitch2m,pitch3m,addressROM,addressRAMm,
weramm);
//if you are blanking, use blank's we else if you are using keyboard
//and recording, let record access we
assign weram = busy? we: (!songorkey&&rec)?weramr:weramm;
//if you are blanking, use blank's ram_addr,else if you are
//added mux to choose between which data to use
assign addressRAM =
busy? ram_addr : (!songorkey&&rec)?addressRAMr:addressRAMm;
//using keyboard and recording, let record access address
assign dataram = busy? ram_data : recdataram;
//these choose which play and pitch to use depending on if we are
//in realplay or song mode
assign play1 = songorkey?play1m:play1r;
assign play2 = songorkey?play2m:play2r;
assign play3 = songorkey?play3m:play3r;
assign pitch1 = songorkey?pitch1m:pitch1r;
assign pitch2 = songorkey?pitch2m:pitch2r;
assign pitch3 = songorkey?pitch3m:pitch3r;
endmodule
```

```
//This keydecoder takes the output of the 8 bit key code of
//the keyboard and uses that to find the corresponding musicalnote
module keydecoder(clk,instrument,inkey,ready,outmessage,ready2);
input clk,ready;
input [1:0] instrument;
input [7:0] inkey;
output [7:0] outmessage;
output ready2;
reg ready2;
reg [4:0] current;
reg [4:0] previous;
reg [7:0] outmessage,r1,r2;
always @ (posedge clk) begin
r1 <= outmessage; //to level2pulse the outmessage</pre>
r2 <= r1;
//if it is a break, off note then play off message
//when there is a new outmessage, ready2 goes high
if (current == 5'd31) begin
            outmessage <= {instrument,1'b0,5'b00000};</pre>
            ready2 <= (r1 != r2) ? 1 : 0;
      end
//if it is NOT a repeat, then play on message
//when there is a new outmessage, ready2 goes high
else if (previous != 5'd31 && inkey != 8'd0 && current != 5'd30) begin
      outmessage <= {instrument,1'b1,current};</pre>
      ready2 <= (r1 != r2) ? 1 : 0;</pre>
      end
//these are the corresponding pitch codes to the keyboard codes
if(ready) begin
case(inkey)
8'h15: current<= 5'd0; //LOW A
8'h1E:
          current<= 5'd1; //A#
          current<= 5'd2; //B
8'h1D:
8'h24:
           current<= 5'd3; //C
8'h25:
           current<= 5'd4; //C#
8'h2D:
           current<= 5'd5; //D
8'h2E:
          current<= 5'd6; //D#
8'h2C:
          current<= 5'd7; //E
8'h35:
           current<= 5'd8; //F
8'h3D:
           current<= 5'd9; //F#
           current<= 5'd10;//G
8'h3C:
8'h3E:
           current<= 5'd11;//G#
8'h1A:
           current<= 5'd12; //MIDDLE A
8'h1B:
           current<= 5'd13; //A#
8'h22:
          current<= 5'd14; //B
8'h21:
          current<= 5'd15; //C
8'h2B:
           current<= 5'd16; //C#
8'h2A:
           current<= 5'd17; //D
8'h34:
           current<= 5'd19; //D# //i switched 34, with 32
```

```
8'h32: current<= 5'd18; //E
8'h31: current<= 5'd20; //F
8'h3B: current<= 5'd21; //F#
8'h3A: current<= 5'd22; //G
8'h42: current<= 5'd23; //G#
8'hF0: current<= 5'd31; //BREAK
default: current<= 5'd30;
endcase
previous <= current;
end
end
```

endmodule

```
//The KeyInterface module handles the interface between the PS/2
//Keyboard and the FPGA. It takes in the the clk and data from the
//keyboard and samples the data at low of kclk
module keyinterface(reset,start,kclk,kdata,clk,outdata,ready);
input clk,kclk,kdata,reset,start;
output [7:0] outdata;
output ready;
//must level-to-pulse the kclk, the samples determine
//when the interface samples the kdata from keyboard
lev2pulse Level2Pulse(clk,kclk,sample);
parameter S_INITIAL = 0;
parameter S_1 = 1;
reg [7:0] message,outdata;
reg state,started,ready;
reg [3:0] counter;
always @ (posedge clk) begin
if (reset) begin
                               //at reset, state at initial,
      message <= 0;</pre>
                               //nothing is started and keypress is 0;
      state <= S_INITIAL;</pre>
      started <= 0;</pre>
      end
if (start)
                               //once the start button is pressed,
      started <= 1;</pre>
                               //nothing is started and keypress is 0;
else begin
                         //if kdata (start bit) is low and module
      case(state)
      S_INITIAL: begin //started, counter begins and counting and
                         //nothing is started and keypress is 0;
                         if (~kdata && sample && started) begin
                               state <= S_1;</pre>
                               message <= 0;</pre>
                               end
                               ready <= 0;
                         end
      S_1: begin
                   if (counter == 4'b1010 && kdata==1)
                         begin
                                    //when counter reaches 10,
                         state <= S_INITIAL;//message has been parsed</pre>
                         outdata <= message;</pre>
                         ready <= 1;</pre>
                         counter <= 0;
                         end
                   else if (sample) begin //each bit is assigned
                         case(counter)
                         0: message[0] <= kdata;
                         1: message[1] <= kdata;
                         2: message[2] <= kdata;
                         3: message[3] <= kdata;
                         4: message[4] <= kdata;
                         5: message[5] <= kdata;
```
```
6: message[6] <= kdata;
7: message[7] <= kdata;
endcase
counter <= counter + 1;
end
end
end
end
end
end
end
end
end
```

```
//LEV2PULSE: is used by the keyinterface to level to pulse the
//negative clock edge of the kclk
module lev2pulse(clk,in,out);
      input clk;
      input in;
     output out;
     reg r1,r2,r3;
      always @ (posedge clk)
     begin
            r1 <= in;
            r2 <= r1;
            r3 <= r2;
      end
      // level to pulse converter: taking high to low rise
      assign out = r3 & ~r2;
endmodule
```

```
//MASTERUNIT: Interfaces with the 4 memory units to take the messages
//stored in the memory units and translating the messages to control
//the 3 instruments. It has an external control that determines which
song it will play.
module masterunit(clk,reset,start,songs,ROM1data,ROM2data,
ROM3data,RAMdata,play1,play2,play3,pitch1,pitch2,pitch3,addressROM,
addressRAM,we);
input reset,start,clk;
input [1:0] songs;
                         //songs determines roms to read from
input [7:0] ROM1data,ROM2data,ROM3data,RAMdata;
output play1,play2,play3,we;
output [4:0] pitch1, pitch2, pitch3;
output [7:0] addressROM,addressRAM;
parameter S_INITIAL = 0;
parameter S_1 = 1;
parameter S_2 = 2;
parameter S_3 = 3;
parameter S_4 = 4;
reg startedcount,startedROM,play1,play2,play3;
reg [2:0] state;
reg [5:0] count;
reg [4:0] pitch1,pitch2,pitch3;
reg [7:0] address,data;
//wire change;
counter THEcounter(clk,count,startedcount,change);
always @ (posedge clk) begin
                               //songs selects which ROMdata to use
case(songs)
2'b00: data <= RAMdata; //this is from recordram
            data <= ROM1data; //this plays "fur elise"</pre>
2'b01:
2'b10:
            data <= ROM2data; //this play "silent night"</pre>
2'b11:
            data <= ROM3data; //this is empty</pre>
endcase
if(reset) begin
                                      //everything is initialized
      state <= S_INITIAL;</pre>
      startedcount <= 0;</pre>
      play1 <= 0;</pre>
      play2 <= 0;
      play3 <= 0;
      pitch1 <= 0;</pre>
      pitch2 <= 0;
      pitch3 <= 0;</pre>
      startedROM <= 0;</pre>
      end
else begin
      case(state)
      S INITIAL: begin
                   if (start) //waits for start to start playing
                         state <= S 1;</pre>
```

```
else
                          address <= 0;
                   end
      S_1: begin
                                //This reads from the memory unit
             startedROM <= 1;</pre>
             state <= S 2;</pre>
             if (startedROM)
             address <= address + 1;</pre>
             end
      S_2: state <= S_3;
                                      //buffer state
      S_3: begin
            case(data[7:6])
2'b00: begin
                                      //parses the message
                                      //This case is the special "pass"
                   startedcount <= 1; //start counting</pre>
                   count <= data[5:0];</pre>
                   state <= S_4; //go to S_4 to wait for count</pre>
                   end
             2'b01: begin
                                      //This case is the instrument 1
                   play1 <= data[5];</pre>
                   pitch1 <= data[4:0];</pre>
                   state<= S_1;</pre>
                                     //go to S_1 to access next address
                   end
             2'b10: begin
                                      //This case is the instrument 2
                   play2 <= data[5];</pre>
                   pitch2 <= data[4:0];</pre>
                   state<= S_1;</pre>
                   end
             2'b11: begin
                                      //This case is the instrument 3
                   play3 <= data[5];</pre>
                   pitch3 <= data[4:0];</pre>
                   state<= S_1;</pre>
                   end
             endcase
      end
      S_4: if (change)
                                      //if change, it is time to access
                   begin
                                      //the next address, S_1
                   state <= S 1;</pre>
                   startedcount <= 0;</pre>
                   end
      endcase
end
end
assign addressROM = address;
assign addressRAM = address;
assign we = 0; // we is always 0 because it is always reading
endmodule
```

```
//This module msdivider divides the clock into
//eighth-notes. This is how we determine
//how fast to play the stored songs and
//how fast to record the key-input songs
//1-bit equals (1/8 of a second)
module msdivider(clk,enable);
      input clk;
      output enable;
      reg [19:0] counter;
      reg temp_enable;
      always @ (posedge clk)
      begin
if (counter == 20'd460800)
                   counter <= 0;</pre>
            else
                   counter <= counter+1;</pre>
    if (counter == 0)
                  temp_enable <= 1;</pre>
            else
                   temp_enable <= 0;</pre>
      end
      assign enable = temp_enable;
```

endmodule

```
//REALPLAY: takes in a message from the keydecoder and translates it
//into control signals for ONE instrument while the other instruments
//are silent.
module realplay(clk,message,play1,play2,play3,pitch1,pitch2,pitch3);
input clk;
input [7:0] message;
output play1,play2,play3;
output [4:0] pitch1,pitch2,pitch3;
reg play1,play2,play3;
reg [4:0] pitch1,pitch2,pitch3;
always @ (posedge clk) begin
case(message[7:6])
                               //selects which instrument is playing
2'b01: begin
      play1 <= message[5];</pre>
      pitch1 <= message[4:0];</pre>
      end
2'b10:
            begin
      play2 <= message[5];</pre>
      pitch2 <= message[4:0];</pre>
      end
2'b11: begin
      play3 <= message[5];</pre>
      pitch3 <= message[4:0];</pre>
      end
default : ;
endcase
end
endmodule
```

```
//The Record Module in enabled from external control button called rec
//and stores entries from keyboard input while counting the time that
//passes between each subsequent message and adds in pass messages.
module record(clk,reset,musicdata,ready2,LED,address,we,data,count,
startcounter,stopcounter);
input clk,ready2,reset;
input [7:0] musicdata;
output [7:0] address,data;
output LED,we,startcounter,stopcounter;
output [5:0] count;
parameter S_INITIAL = 0;
parameter S_1 = 1;
parameter S_2 = 2;
parameter S_3 = 3;
parameter S_4 = 4;
parameter S_5 = 5;
parameter S_6 = 6;
reg we,LED,started;
reg [3:0] state;
reg startcounter, stopcounter;
reg [7:0] data,address;
//recordcounter takes care of counting the length of keypresses
wire [5:0] count;
recordcounter recordcounter(clk,startcounter,stopcounter,count);
always @ (posedge clk) begin
if (reset)
      state <= S_INITIAL;</pre>
else
      case(state)
      S INITIAL: begin
                               //initial state, initializes variables
                         address <= 0;
                         we <= 0;
                         data <= 0;
                         started <= 0;</pre>
                                                  // new message
                         if (ready2) begin
                                state <= S 1;</pre>
                                end
                         end
      S_1: begin
                         //get the data and address prepared for write
                         started <= 1;</pre>
                         we <= 0;
                         data <= musicdata;</pre>
                         if(started)
                         address <= address + 1;</pre>
                         state <= S 2;</pre>
                   end
      S 2: begin
                         //the message gets written to the recordram
                   we <= 1; //while the counter begins to count</pre>
                   state <= S 3;</pre>
```

end S\_3: begin // buffer state, stopping we while we <= 0; if(ready2) begin //new message state <= S\_4; //to be stored end end S\_4: begin //the counter is stopped and stores time we <= 0; data <= {2'b0,count};</pre> address <= address + 1;</pre> state <= S\_5;</pre> end S\_5: begin //the time message is now stored we <= 1; state <= S\_6;</pre> end S\_6: begin //this is the buffer state we <= 0; state <=  $S_1$ ; end

endcase

startcounter <= (state==S\_2)?1:0; //the start of the time recording stopcounter <= (state==S\_4)?1:0; //the stop of the time recording LED <= (address == 8'hFF)? 1:0; //indicates the end of the song end endmodule

```
//RECORDCOUNTER: Is in charge of recording the length of the
//keypresses from the keyboard which is stored in the variable count.
//This length message in turn is stored into the recordram.
//The record module determines when the recordcounter starts and
//stops counting.
module recordcounter(clk,startcounter,stopcounter,count);
input clk,startcounter,stopcounter;
output [5:0] count;
msdivider THEdivider(clk,enable);
reg [5:0] count;
reg started;
always @ (posedge clk) begin
if (startcounter) begin
      started <= 1;</pre>
      count <= 0;
      end
else if (stopcounter)
      started <= 0;</pre>
else if (started&&enable)
      count <= count + 1;</pre>
end
endmodule
```

```
//BLANKTHEROM: blanks the RECORD RAM
module blanktherom(clk, start, busy, rom_addr, rom_data, we);
      // Blanks a RAM (misnamed) by writing zeros to all of its
      // addresses
      input clk, start;
      output busy, we;
      output [7:0] rom_addr, rom_data;
      // always write a zero
      assign rom_data = 0;
      reg [2:0] state;
      reg busy;
      reg [7:0] rom_addr;
      reg we;
      // human-controlled start button must be synchronized
      wire start_sync;
      button butt(clk, start, start_sync);
      always @ (posedge clk) begin
            if (start_sync) begin
                  busy <= 1;
                  rom_addr <= 0;</pre>
                   state <= 0;</pre>
            end
            if (busy) begin
                   case (state)
                   0:
                         begin
                                  // wait state
                         state <= 1;
                         end
                   1:
                         begin
                                    // write a zero
                         we <= 1;
                         state <= 2;</pre>
                         end
                   2:
                         begin // stop writing
                         we <= 0;
                         state <= 3;</pre>
                         end
                   3:
                         begin
                                    // increment the rom address
                         rom_addr <= rom_addr + 1;</pre>
                         state <= 0;</pre>
                         end
                   endcase
                   if (rom_addr == 8'hFF) begin
                                                  // reset the
address
                         rom_addr <= 0;</pre>
                         busy<= 0;</pre>
                   end
            end
      end
endmodule
```

# Appendix B : Chris Sheehan's Implementation with .v, .mif, and .py files

### Midi\_synth.v

module midi\_synth(clk, reset, result, dabar, pitchA, pitchB, play1, play2, start\_c, busy\_c, sample, violin\_sound, volup, voldown, vol\_control);

```
// Top level module that takes control signals (play, pitch) for
three instruments,
      // as well as volume information, and outputs the combined signal
of the three finished
      // instruments for a DAC.
      11
      // Because of space limitations, two of the instruments (piano and
flute) are loaded into
      // this top module, and the other instrument is loaded onto the
control FPGA.
      input volup, voldown, vol control;
      // The signals controlling the external instrument
      input busy_c;
      output start_c, sample;
input [7:0] violin_sound;
// Control signals for internal instruments
      input [4:0] pitchA, pitchB;
      wire [4:0] pitchA, pitchB;
      input play1, play2;
      wire play1, play2;
      parameter ROM_data_length = 8;  // how many data bits
parameter ROM_addr_length = 8;  // how many address bits
      input clk, reset;
      // Final result, with dabar to time the DAC
      output [ROM_data_length:0] result;
      output dabar;
      wire sample;
      divider diver(clk, reset, sample); // divide the clock into the
sampling rate
      // DAC FSM asks each of the instrument modules for the next sample
      wire busy_a, start_a, busy_b, start_b, busy_c, start_c;
      dac_fsm dacfsm(clk, sample, busy_a, start_a, busy_b, start_b,
busy c, start c, dabar);
```

// Intermediate data wires wire [ROM\_data\_length-1:0] piano\_out; wire [ROM\_data\_length-1:0] flute\_out; wire [ROM data length-1:0] violin out; wire [ROM\_data\_length-1:0] piano\_temp; wire [ROM\_data\_length-1:0] flute\_temp; // Convert the instrument outputs to wire [10:0] inter output a, inter output b; assign inter\_output\_a = {~piano\_temp[7], {~piano\_temp[7], piano\_temp[7:1] - 7'b1000000 } }; assign inter\_output\_b = {~flute\_temp[7], {~flute\_temp[7], flute\_temp[7:1] - 7'b1000000 } }; wire busypiano, busyflute; // The final outputs from the flute and piano wire [7:0] result\_a; wire [7:0] result\_b; // The internal instruments piano instr1(clk, play2, pitchB, reset, start a, busy a, piano temp); flute instr2(clk, play1, pitchA, reset, start b, busy b, flute\_temp); // ADSR units post-process the tones from the raw instruments adsrpiano mypiano(clk, reset, inter output a, ~play2, play2, busypiano, sample, result a); adsrflute myflute(clk, reset, inter output b, ~play1, play1, busyflute, sample, result b); // Synchronize the human volume control buttons wire volup sync, voldown sync; button butter(clk, volup, volup\_sync); button bitter(clk, voldown, voldown sync); wire[11:0] flute\_result; wire[11:0] piano\_result; wire[11:0] violin\_result; soundcontrol flute controllerflute(clk, reset, volup sync, voldown\_sync, result\_b, flute result);

```
soundcontrol_violin controllerviolin(clk, reset, volup sync,
voldown sync, violin sound, violin result);
      wire [10:0] result temp;
      // Select volume controlled instruments, or not
      assign result temp = (vol control) ? piano result[9:2]
+flute result[10:3] + violin result[10:3] :
                                                               result b
+result a+ violin sound;
      // convert back to straight binary
      assign result = {~result temp[8], result temp[7:1]};
endmodule
Button.v
module button(clk, in, out);
      // Module synchronizes a slow, asynchronous human input
      // Converts the level input to a one-clk pulse
      input clk;
      input in;
      output out;
      // Avoid a metastable state with cascaded registers
      reg r1, r2, r3;
      always @ (posedge clk)
      begin
            r1 <= in;
            r2 <= r1;
            r3 <= r2;
      end
      // level to pulse
      assign out = \simr3 & r2;
endmodule
Combiner.v
module combiner(in a, in b, in c, out);
      // take three 8 bit inputs in straight binary format
      // output an 8 bit number that is the sum of all three, taken as
      // one-fourth of each input, summed.
      // this was not used in the final project, but it was very useful
for testing
      // it has now been partially replaced by val's volume controller
      input [7:0] in a, in b, in c;
      output [7:0] out;
      wire [8:0] result1, result2, result3, result temp;
```

```
wire [15:0] b_scaled;
wire [7:0] final_b;
multer mult(3, in_b, b_scaled);
//division divider(2, b_multiplied, b_scaled);
assign final_b = vol_up ? in_b : b_scaled[15:8];
// convert to two's complement and shift
assign result1 = {~in_a[7], {~in_a[7], in_a[7:1] - 7'b1000000 } };
assign result2 = {~in_b[7], {~in_b[7], in_b[7:1] - 7'b1000000 } };
assign result3 = {~in_c[7], {~in_c[7], in_c[7:1] - 7'b1000000 } };
// sum them and convert back to straight binary
assign result_temp = result1 + result2 + result3;
assign out = {~result_temp[8], result_temp[7:1]};
```

endmodule

### Dac\_fsm.v

```
// controls the instrument sampling and output to DAC
      // tells each instrument to interpolate once per sample period
      input clk, sample;
                                          // instrument A is busy
      input busy a, busy b, busy c;
      output start_a, start_b, start_c;
                                                   // start instrument A
                               // CS and CE bar of the DAC
      output dabar;
      reg [1:0] state;
      reg dabar, start a, start b, start c;
      always @ (posedge clk)
      begin
            case (state)
                   0:
                         begin
                                                         // wait for sample
                         state <= sample ? 1 : state;</pre>
                         dabar <= 1;
                         end
                   1:
                         beqin
                                                         // output to DAC
                         state <= 2;
                         dabar <= 0;</pre>
                         end
                   2:
                         beqin
                                            // start interpolation(s)
                         state <= (busy_a && busy_b && busy c) ? 3 :</pre>
                         //(busy a \&\& busy b) ? 3 : state;
state;
                         start \bar{a} <= 1;
                         start b <= 1;</pre>
                         start c <= 1;
                         dabar <= 1;
                         end
                         begin // wait for interpolation(s)
state <= ~(busy_a || busy_b || busy_c) ? 0 :
</pre>
                         begin
                   3:
state;
            //~(busy_a || busy_b) ? 0 : state;
                         start_a <= 0;
start_b <= 0;</pre>
                         start c <= 0;
```

```
end
default: state <= 0; // go to wait state
endcase
```

```
end
```

endmodule

### Divider.v

```
module divider(clk, reset_sync, enable);
```

```
// controls the sampling rate for this project
// the stored waveform samples have 256 datapoints for
// two complete periods. the signal should produce a
// 440 Hz "A" note, so this works out to 558 samples per
// 1/100 sec, if we are using the 1.8432 MHz clock
input clk, reset_sync;
output enable;
reg [0:10] count;
reg enable;
always @ (posedge clk)
begin
       if (count == 10'd33) // 558 enables per 1/100 sec
       begin
              enable <= 1;</pre>
              count <= 0;
       end
       else begin
              enable <= 0;</pre>
              if (reset sync)
             begin
              count <= 0;
              end
              else begin
                    count <= count + 1;
              end
       end
end
```

endmodule

### Instrument.v

input clk; input play; // signal to start playing from the song fsm // overall control signals input reset, start; input [4:0] note\_val; // numerical note / pitch value ("C" "D" or "E"...) // tells dac fsm it is still output busy; performing interpolation output [ROM data length-1:0] result; // the result of this sample wire [9:0] increment val; // amount to increase frequency of stored ROM sample wire [4:0] note val; note lookup rom notelookup(note val, increment val); // note value lookup table wire [ROM data length-1:0] rom data; wire [ROM addr length-1:0] rom addr; wire [ROM\_data\_length-1:0] val\_a; wire [ROM\_data\_length-1:0] val\_b; wire [7:0] fraction; //FSM doesn't start if play wire start internal; isn't high wire [ROM data length-1:0] interp result; // result is zero if play isn't high assign start internal = start; interp\_fsm interpfsm(clk, increment\_val, rom\_data, reset, start internal, busy, val a, val b, rom addr, fraction); // interpolation fsm // this may be replaced with flutewaverom, pianowaverom, or violinwaverom // to produce a flute, piano, or violin instruement. doing this produces // three separate verilog files sinerom romrom(rom addr, rom data); interp calc interpcalc(fraction, val a, val b, interp result); // interpolation calculator reg [7:0] result internal;  $//\ \mbox{because}$  the stored samples produce data values that are // straight binary, the "zero" value produced when nothing is being // played should be the average value of the signal, or 128 here assign result = play ? interp result: 128;

endmodule

### Interp\_calc.v

module interp calc(fraction, low val, high val, result);//, high result); 11 perform linear interpolation given two values and fraction parameter ROM data length = 8; // how many data bits // how many address bits parameter ROM addr length = 8; input [7:0] fraction; // fractional part of the virtual ROM address input [ROM data length-1:0] low val; // value in ROM before the virtual address input [ROM data length-1:0] high val; // value in ROM after the virtual address output [ROM data length-1:0] result; // result of interpolation (integer) // find the fraction complement to multiply the low value by wire [7:0] comple fract = 1 - fraction; // Get the weighted part of the high value wire [15:0] high result; multer multhigh (high val, fraction, high result); // Get the weighted part of the low value wire [15:0] low\_result; multer multlow(low\_val, comple\_fract, low\_result); // Add them together and output the correct range wire [15:0] result temp = high result + low result; assign result = result temp[15:8]; endmodule Interp.fsm.v module interp fsm(clk, increment, rom data, reset, start, busy, val a, val b, rom addr, virtual rom addr, fraction ); // keeps track of a virtual address pointer representing the address of the sample in ROM // that we would like to interpolated the value of (i.e. ROM[1.34]). the module increments // this value every time it is invoked by the input increment, or it resets the address if the module passes the values in the nearest ROM // reset is asserted. addresses (1 and 2 if // the virtual address is 1.34), as well as the fractional part of the

```
virtual address (0.34),
// to an interpolator calculation unit.
     parameter ROM_data_length = 8;
                                         // how many data bits
     parameter ROM addr length = 8;
                                         // how many address bits
      input clk;
      input start;
                      // tells the FSM to begin interpolating
      input reset;
      input [9:0] increment; // amount to increment virtual address to
ROM
                             // amount to increase the frequency of the
sampled data in ROM
                              // top 2 bits are integer part, bottom 8
are fractional part
      input [ROM data length-1:0] rom data;
                                               // sampled data
      output busy;
                        // indicates that interpolation has not finished
      output [ROM_data_length-1:0] val_a; // first sampled data value
     interpolation computer module,
                                          // which will take a weighted
average of them
      output [ROM addr length-1:0] rom addr;
                                               // real ROM address
      output [ROM addr length + 7:0] virtual rom addr;
     output [7:0] fraction;
      req [3:0] state;
      reg [ROM addr length + 7:0] virtual rom addr;
                                          // the address that we will
interpolate the value of
                                          // top bits are integer part,
bottom 8 are the fractional part
      assign fraction = virtual rom addr[7:0]; // fractional part of
virtual rom address
     reg [ROM_addr_length-1:0] rom_addr;
reg [ROM_data_length-1:0] val_a;
reg [ROM_data_length-1:0] val_b;
     wire [ROM addr length-1:0] low rom addr; // floor{virtual
address }
      wire [ROM addr length-1:0] high rom addr; // ceiling{virtual
address }
     assign low rom addr = {virtual rom addr[(ROM addr length + 7) :
8]};
     // the lower ROM address is the integer value of the virtual one
     assign high rom addr = low rom addr + 1;
      // the higher ROM address is one more than the lower one
```

reg busy; reg [12:0] counter; always @ (posedge clk) begin if (reset) state <= 0;</pre> else begin case (state) 0: begin // state <= 1;</pre> reset the virtual address virtual\_rom\_addr <= 0;</pre> busy<=0; end 11 1: begin state <= start ? 2 : state;</pre> wait for start signal busy <=0; end 2: begin state <= 3;</pre> // increment the virtual address virtual\_rom\_addr <= virtual\_rom addr +</pre> increment; busy <= 1;</pre> end 3: begin 11 state <= 4;assert the lower sample address rom\_addr <= low\_rom\_addr[ROM\_addr\_length-1:0];</pre> end 4: begin // state <= 5;</pre> read the lower sample data val\_a <= rom\_data;</pre> end 5: begin state <= 6;</pre> 11 assert ths higher sample address rom\_addr <= high\_rom\_addr;</pre> end 6: begin 11 state <= 7;read the lower sample data val\_b <= rom\_data;</pre> end 7: begin state <= 1;</pre> end default: state <= 0;</pre> endcase end

end

endmodule

### Manual\_play.v

```
module manual play(clk, reset, play1, play2, pitch, result, dabar);
            play notes on instruments through manual inputs on FPGA
      //
      11
            for testing only
                                            // how many data bits
      parameter ROM data length = 8;
      parameter ROM addr length = 8;
                                            // how many address bits
      input clk, reset, play1, play2;
output [ROM_data_length-1:0] result;
output dabar;
      input [4:0] pitch;
      wire [4:0] pitch;
      wire sample;
      divider diver(clk, reset, sample);
      wire busy a, start a;
      dac fsm dacfsm(clk, sample, busy a, start a, busy b, start b,
busy c, start c, dabar);
      wire [ROM data length-1:0] result temp1;
      wire [ROM data length-1:0] result temp2;
      wire [8:0] result1;
      // add up half the first result plus a fourth of the second result
      assign result1 = {\simresult temp1[7], result temp1 - 8'b10000000 } +
{~result temp2[7], {~result temp2[7], result temp2[7:1] - 7'b1000000 } };
      assign result = {~result1[8], result1[7:1]};
      wire play1, play2;
      // two regular instruments
      instrument instr1(clk, play1, pitch, reset, start a, busy a,
result temp1);
      instrument instr2(clk, play2, 5'b11100, reset, start b, busy b,
result temp2);
endmodule
Note lookup.v
module note_lookup(note val, increment val);
      // DUMMY note lookup table for testing
      // looks up a note value (between 0 and 24) in a ROM, and converts
```

it to an
 // increment value. this is the value by which we must increase
the
 // frequency of the sample in ROM in order to produce the desire
note, like

## Song MIF Files **FurElise.mif**

WIDTH = 8; DEPTH = 256;

ADDRESS\_RADIX = DEC; DATA\_RADIX = DEC;

### CONTENT BEGIN

NTENT :	BEGIN	
0	:	1;
1	:	115;
2	:	1;
3	:	64;
4	:	114;
5		1;
0 1 2 3 4 5 6	:	1; 64;
7	: : : :	115; 1; 64;
8	:	1;
7 8 9	:	64;
10	:	114;
11	:	1; 64;
12	:	64;
13	: : : :	115:
13 14	:	1;
15	:	64;
15 16	:	1; 64; 110;
17	:	1;
18	:	64:
19	: : : :	113;
20	:	1;
21	:	64;
18 19 20 21 22	:	113; 1; 64; 111;
23	: : : :	1;
24 25 26 27 28	:	64;
25	:	108;
26	:	160;
27	:	1;
28	:	128:
29 30 31 32 33	: : : :	167; 1; 128;
30	:	1;
31	:	128;
32	:	64;
33	:	64; 172;
34	:	1;
35 36 37 38	: : : :	128;
36	:	99;
37	:	1;
38	:	1; 64;
39	:	103;

40	:	1;
41 42	:	64; 108;
43	:	1; 64;
44 45	:	110
46	:	167;
47 48	:	1; 128;
49	:	171;
50 51	:	1; 128;
52	:	64;
53 54	:	174; 1:
55	:	1; 128;
56 57	:	103; 1;
58	: :	64;
59 60	:	107; 1;
61	:	64;
62 63	:	110; 1;
64	: :	64;
65 66	:	111; 160;
67	: :	160; 1;
$\begin{array}{c} 49\\ 50\\ 51\\ 52\\ 53\\ 55\\ 55\\ 55\\ 55\\ 55\\ 56\\ 61\\ 62\\ 64\\ 66\\ 67\\ 68\\ 90\\ 71\end{array}$	:	128;
70	: :	167; 1;
71 72	:	128; 64;
72 73 74	: :	172;
74 75	:	1;
76	: :	128; 103;
77 70	:	1;
75 76 77 78 79 80	: : :	1; 64; 115;
80 81	:	115; 1; 64;
82	: : :	114;
83 84	:	1;
85	:	64; 115;
86 87	:	1; 64;
88	: :	114;
89 90	:	1;
91	: :	64; 115;
92 93	:	1; 64;
94	: :	84; 110;
95 96	:	1;
96 97 98	:	64; 113;
98	:	1;
99 100	: :	64; 111;
101	:	1;
102 103	:	64; 108;

% continued....%

# END;

SilentNight.mif WIDTH = 8; DEPTH = 256;

### ADDRESS\_RADIX = DEC; DATA\_RADIX = DEC;

### CONTENT BEGIN

ENT	BEGIN	
0	:	108;
1 2 3 4 5 6 7 8 9	:	108; 165;
2	:	233;
2		3.
1	:	3; 64;
4	:	64;
5	:	110;
6	:	1;
7	:	64:
8		108; 2; 64;
9	: : ) :	2:
10	•	64 :
11		128;
10		128;
12	:	192;
13 14	:	105;
14	:	160:
15 16	:	229; 6; 64;
16	:	6;
17	:	64 .
10		128;
10		102.
19	:	192;
17 18 19 20 21 22 23 24	:	108; 165; 233; 3; 64;
21	. :	165;
22	:	233;
23	:	3;
24		64 .
25		110;
25 26 27 28 29	•	1 1 1 0 ,
26	:	1; 64;
27	:	64;
28	:	108;
29	) :	2;
30 31 32 33 34 35	:	64 :
31	. :	128; 192; 105;
30		192,
22	:	105
33	:	105;
34	:	160;
35	:	229;
36 37 38	:	6;
37	' :	64;
38	:	128;
30	) :	192.
39 40 41	•	192;
40	:	115;
41	. :	160;
42	:	6; 64; 128; 192; 115; 160; 240;
43		3;
44	:	64;
45		128;
46	:	192;
47		1;
10		⊥, 11⊏
48	:	115;
49	:	160;
49 50 51 52 53 54	:	240;
51	. :	2;
52	:	2; 64;
53	:	128;
51	:	192;
55		
55		112;
56		172;
57	:	231;
58	:	5;

59 60	:	64; 128;
61 62 63 64 65 66 67 68 69	:	192; 1; 113;
63 64	:	113; 172;
65 66	: : :	172; 243; 3; 64;
67	:	64; 129.
69	:	128; 192;
70 71 72 73 74 75 76 77 78	:	1;
72 73	:	172.
74 74	:	243; 2; 64;
75 76	:	64; 128;
77 78	: : :	128; 192; 108;
79 80 81	:	165; 233;
81	:	165; 233; 6; 64; 128; 192;
82 83 84	:	64; 128;
84 85	:	192; 110:
86	:	165;
85 86 87 88 90 91 92 93 94 95 96	: : :	192; 110; 165; 234; 3; 64; 128; 192;
89 90	:	64; 128;
91 92	: : :	192; 1; 110; 165; 234; 2; 64; 128; 192;
93	:	110;
94 95	: : : : : : : : : : : : : : : : : : : :	165; 234;
96 97	:	2; 64;
97 98 99 100 101 102	:	128;
100	:	192; 113;
101 102	:	113; 234; 165;
103 104	:	3; 64;
105	:	112;
106 107	: :	1; 64;
108 109	:	110; 2;
110 111	:	2; 64; 128;
112	:	192;
113 114	:	108; 165;
115 116	:	233; 3; 64;
117	:	64;
118 119	:	110; 1; 64;
120 121	: :	108;
122	:	2;

251	:	0;
252	:	0;
253	:	0;
254	:	0;
255	:	0;

END;

### Python Code ROM\_generator.py

# Makes a ROM of specified length and width containing # coefficients for a number of periods of a sine wave.

import math

```
depth = 256
                 # number of lines in the ROM
width = 8
                 # width of ROM (in bits)
periods = 2
                # number of periods per ROM
highest = int(math.pow(2, width))
romfile = open('c://sineReg.mif','w')
romfile.write('WIDTH = ' + str(highest) + ';\n')
romfile.write('DEPTH = ' + str(depth) + ';\n')
romfile.write('\n\n')
romfile.write('ADDRESS RADIX = DEC;\n')
romfile.write('DATA RADIX = DEC;\n\n')
romfile.write('CONTENT BEGIN\n')
for address in range(depth):
      num = address * (periods*2*math.pi)/depth
      result = math.sin(num)
      data = int(round(highest/2 * result + highest/2))
      line = \frac{t' + str(address) + 't:t' + str(data) + '; n'
        romfile.write(line)
      print line
romfile.write('\nEND;\n')
```

romfile.close()

### Songwriter.py

# creates a .mif file from pseudo code in a text file
# ROM length is always 256
import string
fundamental = 1 # clicks per pause
length = 256 # length of ROM
# convert a line of pseudocode to a .mif line
def convert\_line(line):
 end = string.find(line, '\n')
 print line
 # off signal
 if (line[0:3] == 'off'):

```
instrument = int(line[3:end])
        message = get instrument(instrument)
    # pause signal
    elif (line[0] == 'p'):
        message = int(line[1:end])
    # on signal
    else:
        split = string.find(line, 'o')
        instrument = int(line[0:split])
        note = int(line[split+1:end])
        message = 32 + note + get_instrument(instrument)
    return str(message)
# based on instrument, get the decimal value for the instruction
def get instrument(instr):
    if (instr==1):
       return 64
    elif (instr==2):
       return 128
    else:
       return 192
# input file name
filein = open('c:\\python23\\work\\silentnight.txt','r')
lines = filein.readlines()
filein.close
# output filename
fileout = open('c:\\python23\\work\\silentnight.mif','w')
# beginning of ROM file
fileout.write('WIDTH = 8;\n')
fileout.write('DEPTH = ' + str(length) + ';n')
fileout.write('\n\n')
fileout.write('ADDRESS RADIX = DEC;\n')
fileout.write('DATA_RADIX = DEC;\n\n')
fileout.write('CONTENT BEGIN\n')
outputlines = []
for i in range(length):
   outputlines.append('0')
counter = 0
# step through all the lines in the file
for line in lines:
    # skip comment lines beginning with -----
    if (line[0] != '-'):
        outputlines[counter] = convert line(line)
        counter = counter + 1
print outputlines
# create the .mif file
for address in range(length):
    data = outputlines[address]
```

```
theline = '\t' + str(address) + '\t:\t' + str(data) + ';\n'
fileout.write(theline)
fileout.write('\nEND;\n')
fileout.close()
```

### Appendix C: Valerie Gordeski's Implementation with .mif files

### ADSRPIANO.V

```
// This module sets the envelope shape for the piano
module ADSRpiano(clk, reset, inter_output, endtime, start, busy,
enable, result);
input start, enable, reset, clk, endtime;
input[7:0] inter_output;
output busy;
output[7:0] result;
reg[6:0] atkptr, decayptr, susptr; // pointers used to keep track of
//where we are in memory
reg[14:0] counter;
reg[8:0] counter_temp;
reg[1:0] state;
reg[6:0] addressrom;
reg busy;
wire[7:0] q1;
wire[7:0] q2;
wire[15:0] resultmult;
parameter attack=1;
parameter decay=2;
parameter sustain=3;
parameter idle=0;
assign q2 = inter_output; // this is what goes into the multiplier
assign result = resultmult[15:8]; // we select highest bits of the
//result as our output
// this rom stores the envelope coefficients
pianoROM mypianorom (addressrom, q1); // q1 is unsigned
// this multiplier multiplies the coefficients by the interpolator
//output
pianomult mymult (q1, q2, resultmult);
always @ (posedge clk)
begin
```

```
if (reset)
         begin
                 state<=idle;</pre>
         end
else case (state)
attack:
        begin
         addressrom<=atkptr; // keep track of address
         if (enable)
        begin
         if (endtime)
                 state<=idle;</pre>
         else if (counter == 2618) // change state
         //else if (counter == 30)
                 begin
                          counter<=0;
                          counter_temp<=0;</pre>
                          atkptr<=0;
                          state<=decay;</pre>
                 end
         else if (counter_temp == 109) // increment pointer
         //else if (counter_temp == 5)
                 begin
                          counter_temp<=0;</pre>
                          counter<=counter+1;</pre>
                          atkptr <= atkptr+1;</pre>
                          state <= state;</pre>
                 end
         else
                 begin
                          counter_temp<=counter_temp+1;</pre>
                          counter<=counter+1;</pre>
                          state<=state;</pre>
                 end
         end
         end
decay:
        begin
         if (enable)
        begin
                 addressrom<=decayptr;
         if (endtime)
                 state<=idle;</pre>
         else if (counter == 872)
         11
                 else if (counter == 10)
                          begin
                                   counter<=0;
                                   counter_temp<=0;</pre>
                                   state<=sustain;</pre>
                                   decayptr<=24;
                          end
                 else if (counter_temp == 109)
                  //else if (counter_temp == 5)
                          begin
                          counter temp<=0;</pre>
                          counter<=counter+1;</pre>
                          decayptr<= decayptr+1;</pre>
```

```
state<=state;</pre>
                            end
                  else
                           begin
                           counter_temp<=counter_temp+1;</pre>
                           counter<=counter+1;</pre>
                           state<=state;</pre>
                            end
                  end
         end
sustain:
         begin
         addressrom<=susptr;
                  if (endtime)
                           begin
                                     counter<=0;
                                     counter_temp <=0;</pre>
                                     state <= idle;</pre>
                            end
         else if (enable)
                  begin
                            if (susptr==127)
                                    begin
                                              susptr<=119;</pre>
                                              counter<=0;
                                              counter_temp<=0;</pre>
                                              state<=state;</pre>
                                     end
                            else if (counter_temp == 109)
                            //else if (counter_temp == 5)
                                    begin
                                              counter_temp<=0;</pre>
                                              susptr<=susptr+1;</pre>
                                     end
                            else
                                    begin
counter_temp<=counter_temp+1;</pre>
                                              state<=state;</pre>
                                     end
                  end // elseif enable
         end // sustain
idle:
         begin
                  atkptr<=0;
                  decayptr<=24;
                  susptr<=32;</pre>
                  busy<=0;
                  counter<=0;
                  counter_temp<=0;</pre>
                  if (start)
                           begin
                                    busy<=1;
                                     state<=attack;</pre>
                           end
                  else state<=state;</pre>
         end
```

```
default: state<= idle;
endcase
end// always
endmodule
```

### ADSRFLUTE.V

```
// sets the evelope shape for the flute
module ADSRflute(clk, reset, inter_output, endtime, start, busy,
enable, result);
input start, enable, reset, clk, endtime;
input[7:0] inter_output;
output busy;
output[7:0] result;
reg[6:0] atkptr, decayptr;
reg[14:0] counter;
reg[8:0] counter_temp;
reg[2:0] state;
reg[6:0] addressrom;
reg busy;
wire[7:0] q1;
wire[7:0] q2;
wire[15:0] resultmult;
parameter attack=1;
parameter decay=2;
parameter idle=0;
assign q2 = inter_output;
assign result = resultmult[15:8]; // we select highest bits of the
//result after multiplication
fluteROM myfluterom (addressrom, q1); // multiplication is signed
flutemult myflutemult (q1, q2, resultmult);
always @ (posedge clk)
        begin
                if (reset)
                       begin
                               state<=idle;</pre>
                        end
                else case (state)
                attack:
                        begin
                        addressrom<=atkptr;
                        if (endtime)
                               begin
                                       busy<=0;
                                        state<=idle;</pre>
```

if (enable) begin if (counter == 6981) //if (counter == 30) begin counter<=0; counter temp<=0;</pre> atkptr<=0; state<=decay;</pre> end else if (counter\_temp == 109) //else if (counter\_temp == 5) begin counter\_temp<=0;</pre> counter<=counter+1;</pre> atkptr <= atkptr+1;</pre> state <= state;</pre> end else begin counter\_temp<=counter\_temp+1;</pre> counter<=counter+1;</pre> state<=state;</pre> end end end decay: begin addressrom<=decayptr; if (endtime) begin counter<=0;</pre> counter\_temp <=0;</pre> state <= idle;</pre> end else if (enable) begin if (decayptr==92) // decayptr //keeps looping, giving the flute its fluttering sound begin decayptr<=35; state<=state;</pre> end else if (counter\_temp == 109) //else if (counter\_temp == 5) begin decayptr<=decayptr+1;</pre> counter\_temp<=0;</pre> end else begin counter\_temp<=counter\_temp+1;</pre> state<=state;</pre> end end // elseif enable end // begin

```
idle:
                  begin
                           atkptr<=0;
                           decayptr<=64;</pre>
                           busy<=0;</pre>
                           counter<=0;
                           counter_temp<=0;</pre>
                           if (start) // at the start signal, begin
                                    begin
                                             busy<=1;
                                             state<=attack;</pre>
                                    end
                           else state<=state;</pre>
                  end
endcase
end// always
```

endmodule

### ADSRVIOLIN.V

```
\ensuremath{{\prime}}\xspace // this module follows the model of the piano ADSR
module ADSRviolin(clk, reset, inter_output, endtime, start, busy,
enable, result);
input start, enable, reset, clk, endtime;
input[7:0] inter_output;
output busy;
output[7:0] result;
reg[6:0] atkptr, susptr;
reg[14:0] counter;
reg[8:0] counter_temp;
reg[1:0] state;
reg[6:0] addressrom;
reg busy;
wire[7:0] q1;
wire[7:0] q2;
wire[15:0] resultmult;
parameter attack=1;
parameter sustain=2;
parameter idle=0;
assign q2 = inter_output;
assign result = resultmult[15:8];
violinROM myviolinrom (addressrom, q1); // q1 is signed
violinmult myviolinmult (q1, q2, resultmult);
always @ (posedge clk)
begin
        if (reset)
                begin
```

```
state<=idle;</pre>
                 end
        else case (state)
        attack:
                 begin
                 addressrom<=atkptr;
                 if (endtime) // if finished, then go to idle state
                          begin
                                  counter<=0;
                                  counter_temp <=0;</pre>
                                  state <= idle;</pre>
                          end
                 else if (enable)
                         begin
                          if (counter == 2618) // set counter value to
switch states
                          //if (counter == 30) debugging
                                  begin
                                           counter<=0;
                                           counter_temp<=0;</pre>
                                           atkptr<=0;
                                           state<=sustain;</pre>
                                  end
                          else if (counter_temp == 109)//increments ptrs
                          // else if (counter_temp == 5)
                                  begin
                                           counter temp<=0;
                                           counter<=counter+1;</pre>
                                           atkptr <= atkptr+1;</pre>
                                           state <= state;</pre>
                                  end
                          else
                                  begin
                                           counter_temp<=counter_temp+1;</pre>
                                           counter<=counter+1;</pre>
                                           state<=state;</pre>
                                  end
                          end // enable
                 end // attack
                 sustain:
                          begin
                          addressrom<=susptr;
                          if (endtime)
                                  begin
                                           counter<=0;
                                           counter_temp <=0;</pre>
                                           state <= idle;</pre>
                                  end
                          else if (enable)
                                  begin
                                           if (susptr==127) // keeps looping
//in the sustain region until entime signal is obtained
                                                    begin
                                                            susptr<=24;
                                                            counter<=0;
                                                            counter_temp<=0;</pre>
                                                            state<=state;</pre>
```

end //else if (counter\_temp == 109) else if (counter\_temp == 5) begin counter\_temp<=0;</pre> susptr<=susptr+1;</pre> end else begin counter\_temp<=counter\_temp+1;</pre> state<=state;</pre> end end //elseif enable end // sustain idle: begin atkptr<=0; susptr<=24;</pre> busy<=0; counter<=0; counter\_temp<=0;</pre> if (start) begin busy<=1; state<=attack;</pre> end else state<=state;</pre> end default: state<= idle;</pre> endcase end// always endmodule // This module controls the volume for the flute. The other two modules // controlling the volume for the piano and the violin remain //uncommented because they follow exact the same patter module soundcontrol\_flute (clk, reset, volup, voldown, in, out); input clk, reset, volup, voldown; input[7:0] in; output[11:0] out; wire[11:0] volumeup1, volumeup2, volumedown1, volumedown2; [2:0] remainder\_a, remainder\_b, remainder\_c, remainder\_d; req reg[2:0] count; wire[11:0] out\_temp; wire[12:0] product1, product3, product4; // these dividers and multipliers provide the right fraction by which to multiply soundcontrol\_divider volup1flute (product1, 7, volumeup1, remainder\_a); soundmult multvolup1flute (in, 8, product1);

```
soundcontrol_divider voldownlflute (product3, 4, volumedown1,
remainder c);
soundmult multvoldown1flute (in, 3, product3);
soundcontrol_divider voldown2flute (product4, 4, volumedown2,
remainder d);
soundmult multvoldown2flute (in, 2, product4);
// this out temp checks which count value has been obtained, therefore
//choosing the right output of the multiplication for its output
assign out_temp = (count==2) ? in :
                        ((count==3) ? volumeup1 :
                        ((count==1) ? volumedown1 :
                       ((count==0) ? volumedown2 : out_temp)));
assign out = out_temp;
// this clocked block keeps track of the number of button presses, and
//assigns the count value which determines whether the volume is going
//up or down.
always @ (posedge clk)
begin
 if (reset)
       count<=2;
 else if (volup)
       if (count == 3)
               count<=count;</pre>
       else count<=count+1;</pre>
 else if (voldown)
       begin
               if (count == 0)
                       count<=count;</pre>
                else
                count<=count-1;
        end
else
        count<=count;
end
endmodule
module soundcontrol_piano (clk, reset, volup, voldown, in, out);
input clk, reset, volup, voldown;
input[7:0] in;
output[11:0] out;
wire[11:0] volumeup1, volumeup2, volumedown1, volumedown2;
        [2:0] remainder a, remainder b, remainder c, remainder d;
req
reg[2:0] count;
```

```
wire[11:0] out_temp;
wire[12:0] product1, product3, product4;
soundcontrol_divider volup1 (product1, 7, volumeup1, remainder_a);
soundmult multvolup1 (in, 8, product1);
soundcontrol_divider voldown1 (product3, 4, volumedown1, remainder_c);
soundmult multvoldown3 (in, 3, product3);
soundcontrol_divider voldown2 (product4, 4, volumedown2, remainder_d);
soundmult mult (in, 2, product4);
assign out_temp = (count==2) ? in :
                                        ((count==3) ? volumeup1 :
                                                        ((count==1) ?
volumedown1 :
        ((count==0) ? volumedown2 : out_temp)));
assign out = out_temp;
always @ (posedge clk)
begin
if (reset)
       count <= 2;
 else if (volup)
       if (count == 3)
                count<=count;</pre>
       else count<=count+1;</pre>
 else if (voldown)
       begin
                if (count == 0)
                        count<=count;</pre>
                else
                count<=count-1;</pre>
        end
else
        count<=count;</pre>
end
endmodule
module soundcontrol_violin (clk, reset, volup, voldown, in, out);
input clk, reset, volup, voldown;
input[7:0] in;
output[11:0] out;
wire[11:0] volumeup1, volumedown1, volumedown2;
reg
      [2:0] remainder a, remainder b, remainder c, remainder d;
reg[2:0] count;
wire[11:0] out_temp;
```

```
wire[12:0] product1, product3, product4;
soundcontrol_divider voluplviol (product1, 7, volumeup1, remainder_a);
soundmult multvolup1viol (in, 8, product1);
soundcontrol_divider voldown1viol (product3, 4, volumedown1,
remainder c);
soundmult multvoldown1viol (in, 3, product3);
soundcontrol_divider voldown2viol (product4, 4, volumedown2,
remainder d);
soundmult multvoldown2viol (in, 2, product4);
assign out_temp = (count==2) ? in :
                                       ((count==3) ? volumeup1 :
                                                       ((count==1) ?
volumedown1 :
        ((count==0) ? volumedown2 : out_temp)));
assign out = out_temp;
always @ (posedge clk)
begin
 if (reset)
       count<=2;
 else if (volup)
       if (count == 3)
               count<=count;</pre>
       else count<=count+1;</pre>
 else if (voldown)
       begin
               if (count == 0)
                       count<=count;
                else
               count<=count-1;
        end
else
       count<=count;</pre>
end
endmodule
// This was just a test module for integration. An approximate copy of
//this module appreas in midi_synth.v
module ADSRoutputs(clk, reset, busypiano, busyflute, busyviolin,
in_piano, in_flute, in_violin,
enablea, enableb, enablec, endtimea, endtimeb, endtimec, starta,
startb, startc, out, volcontrol, volup, voldown);
input clk, reset, enablea, enableb, enablec, endtimea, endtimeb,
endtimec, starta, startb, startc;
input[7:0] in_piano, in_flute, in_flute;
```

```
output busypiano, busyflute, busyviolin;
output[7:0] out;
wire inter_output_a, inter_output_b, inter_outer_c;
reg[8:0] result temp;
// this part changes the output levels from 0-255 to -128-128. converts
//to 2's complement
assign inter_output_a = {~in_piano[7], {~in_piano[7], in_piano[7:1] -
7'b1000000 } };
assign inter_output_b = {~in_flute[7], {~in_piano[7], in_piano[7:1] -
7'b1000000 } };
assign inter_output_c = {~in_violin[7], {~in_violin[7], in_violin[7:1]
- 7'b1000000 } };
// this part passes everything through the adsr
adsrpiano mypiano(clk, reset, inter_output_a, endtimea, starta,
busypiano, enablea, result_a);
adsrflute myflute(clk, reset, inter_output_b, endtimeb, startb,
busyflute, enableb, result_b);
adsrviolin myviolin(clk, reset, inter_output_c, endtimec, startc,
busyviolin, enablec, result_c);
wire[11:0] pianovol, flutevol, violinvol;
input[1:0] volcontrol;
input volup, voldown;
button volumeup (clk, volup, volup_synch);
button volumedown (clk, voldown, voldown_synch);
// this part takes the adsr outputs and puts them through volume
//control
soundcontrol_piano spiano (clk, reset, volup_synch, voldown_synch,
result_a, pianovol);
soundcontrol_violin sviolin (clk, reset, volup_synch, voldown_synch,
result_c, violinvol);
soundcontrol flute sflute (clk, reset, volup synch, voldown synch,
result b, flutevol);
// if the volume control switch is up, then the controlled signals are
// obtained. If not, then the regular signals are obtained
assign result temp = (volcontrol) ?
                       pianovol[10:3]+ violinvol[11:4]+flutevol[11:4] :
                                      result_a + result_b + result_c;
assign out = {~result_temp[8], result_temp[7:1]};
endmodule
Waveform .mif files:
```

// This .mif file is for violin only. In order to save space, I //(Valerie) did not include the other .mif files. If this is really //crucial, I can attach them separately. Thank you. WIDTH=8; DEPTH=256; ADDRESS\_RADIX = HEX; % Address and data radixes are optional, default is hex % DATA\_RADIX = DEC; CONTENT BEGIN 00: 128; 20:184; 40:122; 01:147; 21:178; 41:115; 02:165; 22:172; 42:109; 03:183; 23:165; 43:103; 04:199; 24:158; 44:99; 05:213; 25:151; 45:96; 06:226; 26:144; 46:94; 07:236; 27:138; 47:93; 08:245; 28:133; 48:95; 09:250; 29:129; 49:97; 0A:254; 2A:126; 4A:100; 0B:255; 2B:124; 4B:105; 0C:255; 2C:124; 4C:109; 0D:254; 2D:125; 4D:114; 0E:251; 2E:127; 4E:119; 0F:247; 2F:131; 4F:124; 50:127; 10:238; 30:135; 11:233; 31:140; 51:130; 12:229; 32:145; 52:132; 13:225; 33:150; 53:132; 14:221; 34:154; 54:131; 15:218; 35:158; 55:129; 16:215; 36:161; 56:125; 17:213; 37:162; 57:120; 58:114; 18:210; 38:163; 19:209; 39:161; 59:108; 3A:159; 1A:206; 5A:101; 1B:204; 3B:155; 5B:94; 1C:202; 3C:150; 5C:87; 1D:198; 3D:144; 5D:80; 3E:137; 1E:194; 5E:74; 1F:190; 3F:129; 5F:68; 60:63; 6D:25; 7A:37; 61:59; 6E:20; 7B:51; 6F:15; 62:56; 7C:67; 63:53; 70:11; 7D:84; 64:50; 71:6; 7E:102; 72:3; 7F:120; 65:48; 66:46; 73:1; 80:139; 74:0; 81:158; 67:44; 82:176; 68:42; 75:1; 69:40; 76:4; 83:193; 6A:37; 77:9; 84:208; 6B:33; 78:16; 85:221; 6C:29; 79:26; 86:232;

07.040.	<b>G1 • 1 0 F •</b>
87:242;	C1:125;
88:248;	C2:118;
89:253;	C3:111;
8A:255;	C4:105;
8B:255;	C5:100;
8C:255;	C6:97;
8D:252;	C7:94;
8F:249;	C8:93;
90:245;	C9:94;
91:240;	CA:96;
92:235;	CB:99;
93:231;	CC:103;
94:226;	CD:107;
95:222;	CE:112;
96:219;	CF:117;
97:216;	
	D0:122;
98:213;	D1:126;
99:211;	D2:129;
9A:209;	D3:131;
9B:207;	D4:132;
9C:205;	D5:131;
9D:203;	D6:130;
9E:200;	D7:126;
9F:196;	D8:122;
A0:192;	D9:117;
A1:187;	DA:111;
A2:181;	DB:104;
A3:174;	DC:97;
A4:168;	DD:90;
A5:161;	DE:83;
A6:154;	DE:037
A7:147;	E0:71;
A8:141;	E1:65;
A9:135;	E2:61;
AA:130;	E3:57;
AB:127;	E4:54;
AC:125;	E5: 51;
AD:124;	E6: 49;
AE:125;	E7: 47;
AF:126;	E8: 45;
в0:129;	E9: 43;
B1:133;	EA: 41;
B2:138;	EB: 38;
В3:143;	EC: 35;
B4:148;	ED: 31;
B5:152;	EE: 26;
B6:156;	EF: 22;
B7:160;	F0: 17;
B8:162;	F1: 12;
B9:163;	F2: 8;
BA:162;	F3: 4;
BB:160;	
BC:157;	н4: У
	F4: 2;
	F5: 0;
BD:152;	F5: 0; F6: 0;
BD:152; BE:146;	F5:0;F6:0;F7:2;
BD:152;	F5: 0; F6: 0;

FA:	21;
FB:	32;
FC:	45;
FD:	60;
FE:	77;
FF:	94;

end;