# MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 

# 6.111 Introductory Digital Systems Laboratory 

Fall 2008
Lecture PSet \#3
Due: Tue, 09/16/08
Problem 1. A 3:1 multiplexer has the following inputs and output:
three data inputs D0, D1 and D2
two select inputs S0 and S1 one data output Y

The value of output Y is determined as follows:
$\mathrm{Y}=\mathrm{D} 0$ if $\mathrm{S} 0=0$ and $\mathrm{S} 1=0$
$\mathrm{Y}=\mathrm{D} 1$ if $\mathrm{S} 0=1$ and $\mathrm{S} 1=0$
$\mathrm{Y}=\mathrm{D} 2$ if $\mathrm{S} 1=1$ (the value S 0 doesn't matter)
(A) Write a Verilog module for the 3:1 multiplexer that implements the sum-of-products equation for Y: $Y=\overline{S_{0}} \cdot \overline{S_{1}} \cdot D_{0}+S_{0} \cdot \overline{S_{1}} \cdot D_{1}+S_{1} \cdot D_{2}$. Use a dataflow style for your code (ie, use Boolean operators and use "assign" to set the values of your signals).
(B) Write a Verilog module for the 3:1 multiplexer that uses the "?" conditional expression operator. Again use a dataflow style for your code (ie, use "assign" to set the values of your signals).
(C) Write a Verilog module for the 3:1 multiplexer that uses the "case" statement. Make sure your implementation is strictly combinational, i.e., there's no unintentional creation of state. Note that the specification in this problem is slightly different than the mux 3 example given in lecture, so you can't just copy the lecture code 0.

Problem 2. Using the Verilog parameterized module mechanism it's possible to write modules whose operations depends on parameters specified when the module is instantiated.
(A) Write a parameterized parity module takes as input a bus whose size is set by a parameter. The module has a single output which is 1 if the number of 1 's in the input vector is odd and 0 otherwise. Hint: if you xor all the bits together you'll produce the desired result.
(B) How would one instantiate an instance of your module to compute parity on the 16bit data bus DATA[15:0]?

