Game Graphics using Sprites

- Sprite = game object occupying a rectangular region of the screen (it's bounding box).
 - Usually it contains both opaque and transparent pixels.
 - Given (H,V), sprite returns pixel (0=transparent) and depth
 - Pseudo 3D: look at current pixel from all sprites, display the opaque one that's in front (min depth): see sprite pipeline below
 - Collision detection: look for opaque pixels from other sprites
 - Motion: smoothly change coords of upper left-hand corner
- Pixels can be generated by logic or fetched from a bitmap (memory holding array of pixels).
 - Bitmap may have multiple images that can be displayed in rapid succession to achieve animation.
 - Mirroring and 90° rotation by fooling with bitmap address, crude scaling by pixel replication, or resizing filter.



٠

Demo (Pacman: video)



Retiming: A very useful transform

Retiming is the action of moving delay around in the systems
Delays have to be moved from ALL inputs to ALL outputs or vice versa



Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.





Retiming Synchronous Circuitry Charles E. Leiserson and James B. Saxe

August 20, 1986.

Lecture 16, Slide 3

Pipelining, Just Another Transformation (Pipelining = Adding Delays + Retiming)



The Power of Transforms: Lookahead



Lecture 16, Slide 5



<u>Note:</u> here we use a first cut analysis that assumes the delay of a chain of operators is the sum of their individual delays. This is not accurate.

Lecture 16, Slide 6

FIR design issues

• Keeping track of required numeric precision



• Scale fractional coefficients to integer values by multiplying by 2^c to get C-bit coefficients. Remember to divide filter output by same scale factor (division by 2^c doesn't require logic, just eliminate the C low order bits).

• Xilinx IP Core has generators for many different FIR types

FFT example



FFT of AC97 data

To process AC97 samples:

- use Pipelined mode (input one sample in each cycle, get one sample out each cycle).
 - FFT expects one sample each cycle, so hook READY to CE so that FFT only cycles once per AC97 frame
- use Unscaled mode, do scaling yourself
 - Number of output bits = (input width) + NFFT + 1
 - NFFT is log₂(size of FFT)
- let number of FFT points = P, assume 48kHz sample rate
 - there are P frequency bins
 - positive freqs in bins 0 to (P/2 1)
 - negative freqs in bins (P/2) to (P-1)
 - each bin covers (48k/P)Hz
 - Use XK_INDEX to tell which bin's data you're getting out
 - Typically you want magnitude = sqrt(xk_re^2 + xk_im^2)

Verilog Event Processing

- "Active" events
 - Continuous assignments
 - Statements within active always blocks
 - Blocking assignments (=)
 - RHS of non-blocking assignments (<=)
- Active events are evaluated in *arbitrary order*
 - Interleaved execution of statements in different active always blocks or continuous assignments is possible
 - Statements are executed sequentially only with respect to other statements within the same always block
- Assignments to LHS of non-blocking assignments happens after all active events have been processed
- Because of interleaved execution, blocking assignments can lead to *nondeterministic behavior* (this is bad!).

= vs. <= inside always



Rule: <u>always</u> change state using <= (e.g., inside always @ (posedge clk) ...)