6.111 Lecture 13

Today: Arithmetic: Multiplication

- 1. Simple multiplication
- 2. Twos complement mult.
- 3. Speed: CSA & Pipelining
- 4. Booth recoding



Acknowledgements:

- R. Katz, "Contemporary Logic Design", Addison Wesley Publishing Company, Reading, MA, 1993. (Chapter 5)
- J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Prentice Hall, 2003.
- Kevin Atkinson, Alice Wang, Rex Min

1. Simple Multiplication

Unsigned Multiplication

Multiplying N-bit number by M-bit number gives (N+M)-bit result


Easy part: forming partial products

(just an AND gate since B_I is either 0 or 1)

Hard part: adding M N-bit partial products

Sequential Multiplier

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:




```
Init: P←0, load A and B

Repeat M times {
   P ← P + (B<sub>LSB</sub>==1 ? A : 0)
   shift P/B right one bit
}

Done: (N+M)-bit result in P/B
```

Combinational Multiplier



2's Complement Multiplication

(Baugh-Wooley)

Step 1: two's complement operands so high order bit is -2^{N-1} . Must sign extend partial products and subtract the last one

```
X1
                                               x_0
                                         Y1
                                               Y0
  X3Y0 X3Y0 X3Y0 X3Y0 X3Y0 X2Y0 X1Y0 X0Y0
+ X3Y1 X3Y1 X3Y1 X3Y1 X2Y1 X1Y1 X0Y1
+ X3Y2 X3Y2 X3Y2 X2Y2 X1Y2 X0Y2
  X3Y3 X3Y3 X2Y3 X1Y3 X0Y3
    Z7
          Z6
                z_5
                      \mathbf{Z4}
                             z_3
                                   \mathbf{Z}\mathbf{2}
                                               z_0
                                         z_1
```


Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction into add of (complement + 1).

Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

Step 4: finish computing the constants...

Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

2's Complement Multiplication



Multiplication in Verilog

You can use the "*" operator to multiply two numbers:

```
wire [9:0] a,b;
wire [19:0] result = a*b; // unsigned multiplication!
```

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword signed to your wire or reg declaration:


```
wire signed [9:0] a,b;
wire signed [19:0] result = a*b; // signed multiplication!
```

Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

To make a signed constant: 10'sh37C

Multipliers in the Virtex II

The Virtex FGPA has hardware multiplier circuits:



Combinatorial and Registered Multiplier Primitives


Note that the operands are signed 18-bit numbers.

The ISE tools will often use these hardware multipliers when you use the "*" operator in Verilog. Or can you instantiate them directly yourself:

```
wire signed [17:0] a,b;
wire signed [35:0] result;


MULT18X18 mymult(.A(a),.B(b),.P(result));
```

3. Faster Multipliers: Carry-Save Adder



Last stage is still a carry-propagate adder (CPA)

Increasing Throughput: Pipelining



Throughput = 1 result per clock cycle (period is now $4*t_{PD,FA}$ instead of $8*t_{PD,FA}$)

Wallace Tree Multiplier


This is called a 3:2
counter by multiplier
hackers: counts
number of 1's on the
3 inputs, outputs 2bit result.

Wallace Tree:

Combine groups of three bits at a time


Higher fan-in adders can be used to further reduce delays for large M.

4:2 compressors and 5:3 counters are popular building blocks.




4. Booth Recoding: Higher-radix mult.

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would halve the number of columns and halve the latency of the multiplier!



Booth recoding




A "1" in this bit means the previous stage needed to add 4*A. Since this stage is shifted by 2 bits with respect to the previous stage, adding 4*A in the previous stage is like adding A in this stage!

5. Behavioral Transformations

- There are a large number of implementations of the same functionality
- These implementations present a different point in the area-time-power design space
- Behavioral transformations allow exploring the design space a high-level

Optimization metrics:

- 1. Area of the design
- 2. Throughput or sample time T_s
- 3. Latency: clock cycles between the input and associated output change
- 4. Power consumption
- 5. Energy of executing a task
- 6. ...



Fixed-Coefficient Multiplication

Conventional Multiplication

$$Z = X \cdot Y$$


Constant multiplication (become hardwired shifts and adds)

$$Z = X \cdot (1001)_{2}$$

$$X_{3} \quad X_{2} \quad X_{1} \quad X_{0}$$

$$Z_{7} \quad Z_{6} \quad Z_{5} \quad Z_{4} \quad Z_{3} \quad Z_{2} \quad Z_{1} \quad Z_{0}$$

$$Y = (1001)_2 = 2^3 + 2^0$$





Transform: Canonical Signed Digits (CSD)

Canonical signed digit representation is used to increase the number of zeros. It uses digits $\{-1, 0, 1\}$ instead of only $\{0, 1\}$.

Iterative encoding: replace string of consecutive 1's (replace 1 with 2-1)


Worst case CSD has 50% non zero bits






Algebraic Transformations

Commutativity




$$A + B = B + A$$

Distributivity




$$(A + B) C = AB + BC$$

Associativity




$$(A + B) + C = A + (B+C)$$


Common sub-expressions




Transforms for Efficient Resource Utilization




Time multiplexing: mapped to 3 multipliers and 3 adders



distributivity




Reduce number of operators to 2 multipliers and 2 adders




Retiming: A very useful transform

Retiming is the action of moving delay around in the systems

Delays have to be moved from ALL inputs to ALL outputs or vice versa




Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.




Benefits of retiming:

- · Modify critical path delay
- · Reduce total number of registers



Pipelining, Just Another Transformation (Pipelining = Adding Delays + Retiming)




Contrary to retiming, pipelining adds extra registers to the system

How to pipeline:

- 1. Add extra registers at all inputs (or, equivalently, all outputs)
- 2. Retime

The Power of Transforms: Lookahead



Summary

- Simple multiplication:
 - O(N) delay
 - Twos complement easily handled (Baugh-Wooley)
- Faster multipliers:
 - Wallace Tree O(log N)
- Booth recoding:
 - Add using 2 bits at a time
- · Behavioral Transformations:
 - Faster circuits using pipelining and algebraic properties

