Fortunately, we can get by with a few basic gates...
AND, OR, and NOT are sufficient... (cf Boolean Expressions):


How many different gates do we really need?

## One will do!

NANDs and NORs are universal:



Ah!, but what if we want more than 2 inputs?

## I think that I shall never see

a circuit lovely as...

$N$-input TREE has $O(\underline{\log N})$ levels...
Signal propagation takes $O(\underline{\log N}$ ) gate delays.
Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?

## Here's a Design Approach

1) Write out our functional spec as

Truth Table a truth table
2) Write down a Boolean expression for every ' 1 ' in the output

| $C$ | $B$ | $A$ | $Y$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

3) Wire up the gates, call it a day, and declare success!
-it's systematic!
-it works!
-it's easy!
-are we done yet???
This approach will always give us Boolean expressions in a particular form: SUM-OF-PRODUCTS

## Straightforward Synthesis

We can implement

## SUM-OF-PRODUCTS

with just three levels of logic.

INVERTERS/AND/OR


Propagation delay --
No more than "3" gate delays
(well, it's actually $O(\log N$ ) gate delays)

## Practical SOP Implementation

- NAND-NAND $\overline{A B}=\bar{A}+\bar{B}$

- NOR-NOR $\bar{A} \bar{B}=\overline{A+B}$




## Logic Simplification

Can we implement the same function with fewer gates? Before trying we'll add a few more tricks in our bag.
BOOLEAN ALGEBRA:

OR rules:
AND rules:
Commutative:
Associative:
Distributive:
Complements:
Absorption:

Reduction:
DeMorgan's Law:

$$
a+1=1, a+O=a, a+a=a
$$

$$
a 1=a, a 0=0, a a=a
$$

$$
a+b=b+a, a b=b a
$$

$$
(a+b)+c=a+(b+c),(a b) c=a(b c)
$$

$$
a(b+c)=a b+a c, a+b c=(a+b)(a+c)
$$

$$
a+\bar{a}=1, \quad a \bar{a}=0
$$

$$
a+a b=a, \quad a+\bar{a} b=a+b
$$

$$
a(a+b)=a, \quad a(\bar{a}+b)=a b
$$

$$
a b+\bar{a} b=b, \quad(a+b)(\bar{a}+b)=b
$$

$$
\bar{a}+\bar{b}=\overline{a b}, \quad \bar{a} \bar{b}=\overline{a+b}
$$

## Boolean Minimization:

## An Algebraic Approach

Lets (again!) simplify
Can't he come up
with a new example???

$$
Y=\bar{C} \bar{B} A+C B \bar{A}+C B A+\bar{C} B A
$$

Using the identity

$$
\alpha A+\alpha \bar{A}=\alpha
$$



For any expression $\alpha$ and variable A:

$$
\begin{gathered}
Y=\overline{C B} A+C B \bar{A}+C B A+\bar{C} B A \\
Y=\bar{C} \bar{B} A+C B+\bar{C} B A \\
Y=\bar{C} A+C B
\end{gathered}
$$



## Karnaugh Maps: A Geometric Approach

K-Map: a truth table arranged so that terms which differ by exactly one variable are adjacent to one another so we can see

| Truth Table |  |  |  |
| :---: | :---: | :---: | :---: |
| $c$ | A | B | $y$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | potential reductions easily.

Here's the layout of a 3 -variable K-map filled in with the values from our truth table:


Why did he shade that row Gray?


## On to Hyperspace

4-variable K-map for a multipurpose logic gate:


$$
Y=\left\{\begin{array}{cl}
A \cdot B & \text { if } C D=00 \\
A+B & \text { if } C D=01 \\
\bar{B} & \text { if } C D=10 \\
A \oplus B & \text { if } C D=11
\end{array}\right.
$$

| coi | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 1 | 0 |
| 01 | 0 | 1 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 10 | 1 | 0 | 0 | 1 |

Again it's cyclic. The left edge is adjacent to the right edge, and the top is adjacent to the bottom.

## Finding Subcubes

We can identify clusters of "irrelevent" variables by circling adjacent subcubes of 1 s . A subcube is just a lower dimensional cube.


| CDB | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 1 | 0 |
| 01 | 0 | 1 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 10 | 1 | 0 | 0 | 1 |

The best strategy is generally a greedy one.

- Circle the largest N -dimensional subcube ( $2^{\mathrm{N}}$ adjacent 1 's) $4 \times 4,4 \times 2,4 \times 1,2 \times 2,2 \times 1,1 \times 1$
- Continue circling the largest remaining subcubes (even if they overlap previous ones)
- Circle smaller and smaller subcubes until no 1s are left.


## Write Down Equations

Write down a product term for the portion of each cluster/subcube that is invariant. You only need to include enough terms so that all the 1's are covered. Result: a minimal sum of products expression for the truth table.


## Recap: K-map Minimization

1) Copy truth table into K-Map
2) Identify subcubes,
selecting the largest available subcube at each step, even if it involves some overlap with previous cubes, until all ones are covered. (Try: $4 \times 4,2 \times 4$ and $4 \times 2,1 \times 4$ and $4 \times 1,2 \times 2,2 \times 1$ and $1 \times 2$, finally $1 \times 1$ )
3) Write down the minimal SOP realization

Truth Table

| $C$ | $B$ | $A$ | $y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



## Logic that defies SOP simplification



Can simplify the carry out easily enough, eg...

$$
C_{0}=B C+A B+A C
$$

But, the sum, $S$, doesn't have a simple sum-of-products implementation even though it can be implemented using only two 2 -input XOR gates.

## Logic Synthesis Using MUXes



2-input Multiplexer

Truth Table

| $C$ | $B$ | $A$ | $y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



Gate symbol

## Systematic Implementation of Combinational Logic

Consider implementation of some arbitrary Boolean function, $F(A, B)$

Full-Adder
... using a MULTIPLEXER as the only circuit element:


## Systematic Implementation of Combinational Logic

Same function as on previous slide, but this time let's use a 4-input mux


## General Table Lookup Synthesis



Generalizing:
In theory, we can build any 1-output combinational logic block with multiplexers.

For an N -input function we need a $\mathbf{2 N}^{\mathrm{N}}$ input mux.

## BIG Multiplexers?

How about 10 -input function? 20-input?


Lecture 3, Slide 18

## A Mux's Guts



Multiplexers can be constructed into two sections:

A DECODER that identifies the desired input, and a SELECTOR that enables that input onto the output.

Hmmm, by sharing the decoder part of the logic MUXs could be adapted to make lookup tables with any number of outputs

## Using Memory as a Programmable Logic Device



## Xilinx Virtex II FPGA



Virtex-II Architecture Overview

## XC2V6000:

- 957 pins, 684 IOBs
- CLB array: 88 cols $\times 96 / \mathrm{col}=8448$ CLBs
- 18 Kbit BRAMs $=6$ cols $\times 24 / \mathrm{col}=144$ BRAMs $=2.5$ Mbits
- $18 \times 18$ multipliers $=6$ cols $\times 24 / \mathrm{col}=144$ multipliers


## Virtex II CLB



16 bits of RAM which can be configured as a $16 \times 1$ single-or dual-port RAM, a 16-bit shift register, or a 16-location lookup table

## Virtex II Slice Schematic



## Virtex II Sum-of-products



Horizontal Cascade Chain

