### 6.111 Introductory Digital Systems Laboratory

Fall 2004
Quiz \#1: October 1, 2004

| Name | ANSWER KEY | Score <br> (out of 100) |
| ---: | :--- | :--- |

## Problem 1. (10 points)

Incredible Inverters Inc. (III) manufactures a line of inverters they are hoping to sell as combinational devices that obey the static discipline. Incredibly, the voltage transfer curve for every device they make is exactly the same:


III would like for their devices to have the largest possible noise margins. Please specify choices for $\mathrm{V}_{\text {OL }}, \mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IH }}$ and $\mathrm{V}_{\text {OH }}$ that meet this goal, or briefly explain why devices with the given voltage transfer curve can't be used as combinational devices with positive noise margins.

Briefly explain why device can't be used or specify voltage levels: $V_{\text {OL }}$ $\qquad$

This inverter can't have positive noise margins: from the diagram we see that $\mathrm{Vol} \geq 2 \mathrm{~V}$, thus a positive noise margin requires Vil $>2 \mathrm{~V}$. But when
$\qquad$

Vin $>2 \mathrm{~V}$, Vout $=2 \mathrm{~V}$. So there would be valid input " 0 "s that wouldn't produce a valid " 1 " on the output.

Problem 2. (20 points)
The following circuit diagram shows the pulldown circuitry for a particular CMOS gate.

(A) (10 points) Please draw the schematic for the pullup circuitry that correctly completes the implementation of the CMOS gate.

## (Draw pullup schematic)


(B) (10 points) Assuming the pullup circuitry is designed correctly what is the function implemented by this gate?

Function implemented by gate: $\mathrm{z}=\overline{A \cdot(B+C \cdot D)}$

## Problem 3. (20 points)

Consider the following circuit that implements the 2-input function $\mathrm{H}(\mathrm{A}, \mathrm{B})$ :

(A) (12 points) Fill in the following truth table for H :
(Fill in truth table)

| A | B | H |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(B) (4 points) Give a sum-of-products expression that corresponds to the truth table above. (Your expression does not have to be the minimal sum-of-products.)

Sum-of-products expression: $\mathrm{H}=\overline{A \cdot B}$
(C) (4 points) Using the following table of timing specifications for each component, what are $\mathrm{t}_{\mathrm{CD}}$ and $\mathrm{t}_{\mathrm{PD}}$ for the circuit shown above?

| gate | $t_{C D}$ | $t_{P D}$ |
| :--- | :--- | :--- |
| I | 3 ps | 15 ps |
| ND2 | 5 ps | 30 ps |
| AN2 | 12 ps | 50 ps |
| NR2 | 5 ps | 30 ps |
| OR2 | 12 ps | 50 ps |

$\mathbf{t}_{\mathbf{C D}}$ for circuit above (ps): $\quad 15 \mathrm{ps}$
$\mathbf{t}_{\mathbf{P D}}$ for circuit above (ps): 125 ps

Tcd $=$ smallest sum of Tcds along paths from inputs to the output $=$ Tcd,nr2 + Tcd,nr2 + Tcd,nd2

Tpd = largest sum of Tpds along paths from inputs to the output = Tpd,inv + Tpd,an2 + Tpd,nr2 + Tpd,nd2

## Problem 4. (20 points)

Consider the following truth table for $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ :

| A | B | C | $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

(A) (6 points) Implement $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ using only the 4 -to- 1 multiplexer shown below by labeling each of its six inputs with one of the constants 0 and 1 ; the inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$, or their inversions $\bar{A}, \bar{B}$ and $\bar{C}$.

(B) (8 points) Fill in the template below to create a Karnaugh map for $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})$. Be sure to label the rows and columns.


## Problem 5. (30 points)

Consider the following diagram of a finite state machine. The table on the right gives the contents of the ROM. You may assume that transitions on IN are timed so as to meet the setup and hold times of the registers.


## ROM Contents:

| A2 | A1 | A0 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 |

Timing info:
$\mathrm{ROM}: \mathrm{T}_{\mathrm{PD}}=4 \mathrm{~ns}, \mathrm{~T}_{\mathrm{CD}}=$ ?
REG: $\mathrm{T}_{\mathrm{PD}}=1.5 \mathrm{~ns}, \mathrm{~T}_{\mathrm{CD}}=0.5 \mathrm{~ns}$ $\mathrm{T}_{\text {SETUP }}=3 \mathrm{~ns}, \mathrm{~T}_{\text {HOLD }}=1.5 \mathrm{~ns}$
(A) (14 points) Draw the state transition diagram for the finite state machine implemented by the circuit above. Be sure to label all the transition arcs and states with the appropriate values for IN and OUT.

(B) (8 points) Using the timing information given above, what are the constraints on the ROM's contamination delay that ensure the circuit operates correctly?

Tcd,reg + Tcd,rom $\geq$ Thold, reg Constraints on $\mathbf{T}_{\text {cnag: }} \geq 1.0 \mathrm{~ns}$
(C) (8 points) Using the timing information given above, what are the constraints on the period of CLK that ensure the circuit operates correctly?

$$
\geq 8.5 \mathrm{~ns}
$$

Constraints on $\mathrm{T}_{\text {CLK }}$ : $\qquad$
Tpd,reg + Tpd,rom + Tsetup,reg $\leq$ Tclk

