# Toward FSM Modularity

• Consider the following abstract FSM:



- Suppose that each set of states a<sub>x</sub>...d<sub>x</sub> is a "sub-FSM" that produces exactly the same outputs.
- Can we simplify the FSM by removing equivalent states? No! The outputs may be the same, but the next-state transitions are not.
- This situation closely resembles a procedure call or function call in software...how can we apply this concept to FSMs?

# The Major/Minor FSM Abstraction



- Subtasks are encapsulated in minor FSMs with common reset and clock
- Simple communication abstraction:
  - START: tells the minor FSM to begin operation (the call)
  - BUSY: tells the major FSM whether the minor is done (the return)
- The major/minor abstraction is great for...
  - Modular designs (*always* a good thing)
  - Tasks that occur often but in different contexts
  - Tasks that require a variable/unknown period of time
  - Event-driven systems

# Inside the Major FSM



### Inside the Minor FSM





# Optimizing the Minor FSM

Good idea: de-assert BUSY one cycle early





#### A Four-FSM Example TICK START, **Operating Scenario: Minor FSM A** Major FSM is triggered • BUSY, by TICK START<sub>P</sub> Minors A and B are started simultaneously **Minor FSM B** BUSY<sub>B</sub> **Major FSM** Minor C is started once both A and B complete START TICKs arriving before the completion of C are **Minor FSM C** BUSY ignored Assume that BUSY<sub>A</sub> and BUSY<sub>A</sub>+BUSY<sub>B</sub> BUSY<sub>B</sub> both rise before either TICK BUSY<sub>A</sub>+BUSY<sub>B</sub> minor FSM completes. Otherwise, we loop forever! BUSY<sub>A</sub>BUSY<sub>B</sub> STAB TICK WT<sub>AB</sub> IDLE **START**<sub>A</sub> START<sub>B</sub> BUSYABUSYB BUSY<sub>C</sub> ST<sub>C</sub> WT<sub>c</sub> BUSY<sub>C</sub> START **BUSY**<sub>C</sub> BUSY<sub>C</sub> Lecture 8, Slide 6 6.111 Fall 2006

# Four-FSM Sample Waveform



6.111 Fall 2006

# **Clocking and Synchronous Communication**



## **Clock Skew**



## Low-skew Clocking in FPGAs



#### Goal: use as few clock domains as possible

Suppose we wanted clocks at f/2, f/4, f/8, etc.:



Lecture 8. Slide 11

No! don't do

# Solution: 1 clock, many enables

Use one (high speed) clock, but create enable signals to select a subset of the edges to use for a particular piece of sequential logic



# Using External Clocks

Sometimes you need to communicate synchronously with circuitry outside of the FPGA (memories, I/O, ...)

Problem: different delays along internal paths for DATA and CLK change timing relationship

Solutions:

1) Bound internal delay from pin to internal reg; add that delay to setup time  $(t_{SU})$  specification

2) Make internal clock edge aligned with external clock edge (but what about delay of pad and clock driver)



# 1) Bound Internal Data Delay

Solution: use registers built into the IOB pin interface:



Virtex-II IOB Block

# 2) Align external and internal clocks



# Example: Labkit ZBT interface



In the circuitry above, the lower DCM is used to ensure that the fpga\_clock signal, which clocks all of the FPGA flip-flops, is in phase with the refence clock (clock\_27mhz, in this example). The upper DCM is used to generate the de-skewed clock for the external ZBT memories. The feedback loop for this DCM includes a 2.0 inch long trace on the labkit PCB. Since all of the PCB traces from the FPGA to the ZBT memories are also 2.0 inches long, the propagation delay from the output of the upper DCM back to its CLKFB input should be almost exactly the same as the propagation delay from the DCM output to the ZBT memories.

# **Generating Other Clock Frequencies**

The labkit has a 27MHz crystal (37ns period). But what if we need a different frequency, e.g., 65MHz to generate 1024x768 VGA video?



The DCM can also synthesize certain multiples of the CLKIN frequency (eg, multiples of 27MHz):

$$f_{CLKFX} = \left(\frac{M}{D}\right) f_{CLKIN}$$

Where M = 2..32 and D = 2..32with a output frequency of range of 24MHz to 210MHz.

## Verilog to generate 65MHz clock

// use FPGA's digital clock manager to produce a
// 65MHz clock (actually 64.8MHz)
wire clock\_65mhz\_unbuf,clock\_65mhz;
DCM vclk1(.CLKIN(clock\_27mhz),.CLKFX(clock\_65mhz\_unbuf));
// synthesis attribute CLKFX\_DIVIDE of vclk1 is 10
// synthesis attribute CLKFX\_MULTIPLY of vclk1 is 24
// synthesis attribute CLK\_FEEDBACK of vclk1 is NONE
// synthesis attribute CLKIN\_PERIOD of vclk1 is 37
BUFG vclk2(.O(clock\_65mhz),.I(clock\_65mhz\_unbuf));

$$f_{CLKFX} = \left(\frac{24}{10}\right) (27MHz) = 64.8MHz$$

## **RESETing to a known state**

Just after configuration, all the registers/memories are in a known state (eg, default value for regs is 0). But you may need to include a RESET signal to set the initial state to what you want. Note the Verilog initial block only works in simulation and has no effect when synthesizing hardware.

Solution: have your logic take a RESET signal which can be asserted on start up and by an external push button:

```
// ENTER button is user reset
wire reset,user_reset;
debounce db1(power_on_reset, clock_27mhz, ~button_enter, user_reset);
assign reset = user_reset | power_on_reset;
```

## Debugging: making the state visible

To figure out what your circuit is doing it can be very useful to include logic that makes various pieces of state visible to the outside world. Some suggestions:

• turn the leds on and off to signal events, entry into particular pieces of code, etc.

• use the 16-character flourescent display to show more complex state information

• drive useful data onto the USER pins and use the adapters to hook them up to the logic analyzer. Include your master clock signal and the configure the logic analyzer to sample the data on the non-active edge of the clock (to avoid setup and hold problems introduced by I/O pad delays). The logic analyzer can capture thousands of cycles of data and display the results in useful ways.