6.111 Lecture 7

Today: <u>Demo!</u> (or die): <u>An Electronic Lock</u>

- 1. Design FSM
- 2. Implement in Verilog
- 3. Compile: Xilinx tool-chain
- 4. Program labkit



Demo!

GOAL:

Build an electronic combination lock with a reset button, two number buttons (0 and 1), and an unlock output. The combination should be 01011.

$$\begin{array}{c} \mathsf{RESET} \longrightarrow \\ ``0'' \longrightarrow \\ ``1'' \longrightarrow \end{array} \longrightarrow \mathsf{UNLOCK}$$

STEPS:

- 1. Design lock FSM (block diagram, state transitions)
- 2. Write Verilog module(s) for FSM
- 3. Use Xilinx ISE7.1 (synthesis, simulation)
- 4. Program FGPA, give it a whirl!

Step 1A: Block Diagram



Lecture 7, Slide 3

Step 1B: State transition diagram



Lecture 7, Slide 4

Step 2: Write Verilog

```
module lock(clk,reset_in,b0_in,b1_in,out);
```

```
input clk,reset,b0_in,b1_in;
output out;
```

// synchronize push buttons, convert to pulses

```
// implement state transition diagram
reg [2:0] state;
always @ (posedge clk)
begin
   state <= ???;
end</pre>
```

```
// generate output
assign out = ???;
```

```
// debugging?
endmodule
```

Step 2A: Synchronize buttons

// button -- push button synchronizer and level-to-pulse converter
// OUT goes high for one cycle of CLK whenever IN makes a
// low-to-high transition.

```
module button(clk,in,out);
                                                                  out
  input clk;
                                                         r3
                                         r1
  input in;
                                                    D
                                in –
                                            DQ
                                      Q
  output out;
                              clk-
  reg r1,r2,r3;
  always @ (posedge clk)
                                     synchronizer
                                                    state
  begin
    r1 <= in; // first reg in synchronizer</pre>
    r2 <= r1; // second reg in synchronizer, output is in sync!
    r3 <= r2; // remembers previous state of button
  end
```

```
// rising edge = old value is 0, new value is 1
  assign out = ~r3 & r2;
endmodule
```

Step 2B: state transition diagram



Step 2C: generate output

// it's a Moore machine! Output only depends on current state
assign out = (state == \$ 01011);

Step 2D: debugging?

// hmmm. What would be useful to know? Current state?
assign hex_display = {1'b0,state[2:0]};

Step 2: final Verilog implementation

```
module lock(clk,reset in,b0 in,b1 in,out, hex display);
  input clk,reset,b0 in,b1 in;
  output out; output[3:0] hex display;
 wire reset, b0, b1; // synchronize push buttons, convert to pulses
 button b_reset(clk,reset_in,reset);
 button b 0(clk,b0 in,b0);
 button b 1(clk,b1 in,b1);
 parameter S RESET = 0; parameter S 0 = 1; // state assignments
 parameter S_01 = 2; parameter S_010 = 3;
 parameter S_0101 = 4; parameter S_01011 = 5;
  reg [2:0] state;
  always @ (posedge clk)
 begin
                                 // implement state transition diagram
    if (reset) state <= S RESET;</pre>
    else case (state)
      S_RESET: state <= b0 ? S_0 : b1 ? S_RESET : state;</pre>
      S 0: state <= b0 ? S 0 : b1 ? S 01 : state;
      S 01: state <= b0 ? S 010 : b1 ? S RESET : state;
      S 010: state <= b0 ? S_0 : b1 ? S_0101 : state;</pre>
      S 0101: state <= b0 ? S 010 : b1 ? S 01011 : state;
      S_01011: state <= b0 ? S_0 : b1 ? S_RESET : state;</pre>
      default: state <= S RESET;</pre>
                                     // handle unused states
    endcase
assign out = (state == S_01011); // assign output: Moore machine
assign hex_display = {1'b0,state}; // debugging
endmodule
```

6.111 Fall 2006

Step 3: Synthesis & Simulation

- We will be using the <u>Xilinx</u> toolchain
- Software: ISE 7.1i (windows / linux)



Step 3A: L	oad source file lock.v
💫 Xilinx - Project Navigator - C:\ike\6.111\LAB\lect	ure7\demo1\demo1.ise - [lock.v]
📰 File Edit View Project Source Process Simulati	on Window Help
	🗉 🔊 🚣 😢 🕺 🛍 💼 🗠 🖉 🌺 switch 💽 😒 🖬 🗉
Sources in Project: demo1.ise ∴ C 46000-4bf957 ∴ C 10ck (lock.v) button (lock.v) New Source	<pre>1 2 module lock(clk, reset_in, b0_in, b1_in, out, hex_display); 3 input clk, reset_in, b0_in,b1_in; 4 output out; output [3:0] hex_display; 5 6 // synchronize push buttons, convert to pulses 7</pre>
Add Source Insert Add Copy of Source Shift+Insert Remove Delete Move to Library Open	<pre>8 wire reset, b0, b1; 9 button b_reset(clk,reset_in,reset); 0 button b_0(clk,b0_in,b0); 1 button b_1(clk,b1_in,b1); 2 3 // implement state transition diagram 4</pre>
	5 parameter S_RESET = 0; 6 parameter S_0 = 1; 7 parameter S_01 = 2; 18 parameter S_010 = 3; 19 parameter S_0101 = 4; 20 parameter S_01011 = 5; 24
Create New Source View Design Summary Design Utilities User Constraints Synthesize - XST Implement Design Generate Programming File Generate PROM, ACE, or JTAG File Configure Device (iMPACT)	<pre>21 22 reg [2:0] state; 23 24 always @ (posedge clk) 25 begin 26 if (reset) state <= S_RESET; 27 else case (state) 28</pre>
Process View	

6.111 Fall 2006

Lecture /, Slide 11



Step 3B: Create testbench

📚 Xilinx - Project Navigator - C:\ike\6	.111\LAB\lecture7\demo1\demo1.ise	- [lock.v]	
File Edit View Project Source Pr	rocess Simulation Window Help		» <u> </u>
		🗈 🖬 🖂 🖂 🚧 switch	- 🖓 任 II
Sources in Project: ————————————————————————————————————		k(clk, reset_in, b0_in, b lk, reset_in, b0_in,b1_in X	1_in, out, hex_disple ; blay;
button (lock.v)	BMM File Minimum Constraints File		vert to pulses
Module 💼 Snapshot	MIP (CoreGen & Architecture Wizard) MEM File Schematic State Diagram	File Name: lock_tb	.),
Processes for Source: "lock" Add Existing Source	 Test Bench Waveform User Document Verilog Module 	Location: C:\ike\6.111\LAB\lecture7\der	igram
Create New Source ∑ View Design Summary ⊕ 2000 Design Utilities	III Verilog Test Fixture VHDL Library VHDL Module VHDL Reckare		
User Constraints User Constraints Synthesize - XST Implement Design Generate Programming	VHDL Test Bench	Add to project	
	< Back Next >	Cancel Help	

Step 3B: Create testbench



Step 3B: Generate Simulation Results



Step 4: Implementation – Program FPGA

- Pin assignments: User constraints file
- fsm_demo.v (modified copy of labkit.v): peripherals definitions
- Optimization: Placing and Routing



Step 4: Implementation – Program FPGA

• Pin assignments: User constraints file

labkit.ucf

	Viliou DACE - C\\iko\\	5 111\LAB\loch	wo7\don	o1\labkit.ucf		
Eile File		Areas Tools W	indow He			
ll r					_	
]] L		? 🖻 🖊 🏕 崎	()),(1),(1),(1),(1),(1),(1),(1),(1),(1),	🛱 P3 🔳 🕱	12	थ ‱ ∡ □ थ = ■ ∞ □ ౫५५५,≭५।╝] _
	Design Browser			- 🗆 ×	ľ	Package Pins for xc2v6000-4-bf957 (Flight Time)
Ē	 I				ľ	
	Global Logic				11	Tap View
					11	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
L					A B	
L.					Ġ	
					F	
L				Þ	G ۳	
					l l'i	
E	Design Object List ·	- I/O Pins			K	
Г	I/O Name	I/O Direction	Loc	Bank 🔺	М	
F	ac97 bit clock	Input	ah24	BANK5	N	
	ac97_sdata_in	Input	aj24	BANK5	R	
	ac97_sdata_out	Output	ac18	BANK5 LVD	IT	
	ac97_synch	Output	ac17	BANK5 LVD	۱ů	
	analyzer1_clock	Output	G2	BANK2 LVT	W	
	analyzer1_data<0>	Output	R2	BANK2 LVT	۲ م	
	analyzer1_data<1>	Output	R1	BANK2 LVT	h a	
4						
Г	# Group	Loc		/0 Std. 🔺	A E	
	8 vga_out_red		LVTTL			
	8 vga_out_green		LVTTL		I AH	비 오이 이 프 이 이 이 프 이 이 이 프 이 이 이 프 이 이 이 프 이 이 이 프 이 이 이 프 이
	8 vga_out_blue		LVTTL		A H	
	10 tv_out_ycrcb		LVDCI_3	3	AI	
	20 tv_in_ycrcb					1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
	36 ram0_data		LVDCI_3	3		
4	191rom0_oddrooo		UMPCE 2	° • –	lh	Package View & Ambitecture View / 4
					Ш	

6.111 Fa

The 6.111 Labkit: Subsystems

Nathan Ickes



Step 4A: FPGA Device Assignment

Xilinx - Project Navigato	r - C:\ike\6.111\LAB\lecture7\demo1\demo1.iso	e - [labkit.v *]	
			ch 🗾
Sources in Project: demo1.ise kc2v6000-4bf957	285 assign user2 = 286 assign user3 = 287 assign user4 =	= 32'hZ; = 32'hZ; = 32'hZ;	
Iabkit (labkit.v)	Project Properties	×	
debounce (c	Project Properties		
display_1he:	Property Name	Value	
	Device Family Device	Virtex2	
🕂 Modu 💼 Snap	Package	bf957	Speed: -4
	Speed Grade	-4	
Processes for Source: "labk	Top-Level Module Type	HDL	are innuts
Add Existing S	Synthesis Tool	XST (VHDL/Verilog)	are inputs
Create New Sc	Generated Simulation Language	Verilog	
±	OK Cancel	Default Help	
Virte	ex 2: xc2v6000	Package: bf9	57

6.111 Fall 2006

Lecture 7, Slide 19

Step 4B: Add labkit files

🗞 Xilinx - Project Navigator - C:\ike\6.111\LAB\le	ectur	e7\demo1\dei	mo1.ise - [la	abkit.v *]
File Edit View Project Source Process Simul	ation	Window Help	I	
	Ħ	🔊 🗡 🕅	<u>%</u>	B N (
Sources in Project:		285 286 287	assign assign assign	user2 = user3 = user4 =
Iabkit (labkit.v) Iabkit (labkit.v) Iabkit.ucf debounce (debounce.v) Isplay_1hex (display_1hex_v2.v) Iock (lock.v)	Ne Ad Ad Re	w Source Id Source Id Copy of Source move	Insert e Shift+In Delete	sert Ard
lock_tb (lock_tb.tbw) ↓ button (lock.v)	Ор	ive to Library ien		nac nac nac
	To Pro	ggle Paths operties		nac nac
📩 🃲 Module View 💼 Snapshot 🖺 Library View	Γ	299 300	// Logi	c Analyz



• Useful reports: Resource Utilization, Timing, RTL diagram

Xilinx - Project Navigator - C:\ike\6.111\LAB\lecture7\demo1\demo1.ise - [Design Summary]					
🔀 File Edit View Project Source Process Simulation Window Help					» _ B ×
	I 🗖 🥕 🕺 🕺 🖪 🖻	50	M 🙀	switch	•
Sources in Project: demo1.ise Constraints Sources in Project: demo1.ise Sources in Project: demo1.ise demo1.ise Sources in Project: demo1.ise Sources in Project: demo1.ise demo1.i	Design Overview for labkit Property Project Name: Target Device: Report Generated: Printable Summary (View as HTML)	Value c:\ike\6.1 xc2v6000 Sunday 0 <u>labkit sur</u>	111\lab\lecture) 9/25/05 at 16 nmary.html	=7\demo1 :22	
	Device Utilization Summary	211	ed Available	Utilization	Note(
	Number of Slice Flip Flops:	1	27 67,584	1%	
Processes for Source: "labkit"	Number of 4 input LUTs:	1	61 67,584	1%	
Add Existing Source	Logic Distribution:				
Create New Source	Number of occupied Slices:	1	42 33,792	! 1%	
View Design Summary	Number of Slices containing only rel- logic:	ated 1	42 142	100%	
User Constraints	Number of Slices containing unrelate logic:	ed	0 142	2 0%	
	Total Number 4 input LUTs:	1	98 67,584	1%	
	Number used as logic:	1	61		
	Number used as a route-thru:		37		
📄 🖸 🔽 Place & Route 🔹 🔹	Number of bonded IOBs:	15	761 684	84%	
	Performance Summary	_			<u> </u>
Process View Hierarchy - lock_tb.tbw	🗹 lock.v 🚰 lock 🔽 labk 🗵	Desig	🕯 labki	labki 🔝 la	abki 🔝 labki

6.111 Fall 2006

Lecture 7, Slide 22

• Useful reports: Resource Utilization, Timing, RTL diagram

🗞 Xilinx - Project Navigator - C:\ike\6.111\LAB\lecture7\demo1\demo1.ise - [labkit.dly (READ ONLY)]					
File Edit View Project Source Process Simu	n Window Help		» _ B ×		
D ≥∎Ø ∂¥¥≣ 1₽₿	I 🗖 📕 🕺 📓 🛛	🖹 🗠 🗠 🏘 🏹 switch	.		
Sources in Project: demo1.ise xc2v6000-4bf957 image: sc2v6000-4bf957 image: sc2v6000-4bf957 image	1 Release 7.1.03: 2 Copyright (c) : 3	i - reportgen H.41 1995-2005 Xilinx, Inc. Al 39:00 2005 Ly nets by delay are:	.l right		
Processes for Source: "labkit" Place & Route Place & Route Repor Place & Route Repor Pad Report Guide Results Report Generate Post-Place View/E dit Placed De View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De View/E dit Routed De Analyze Power (XPov Generate Power Data View/E dit Routed De View/E di	10 Max Delay 11 + 12 5.778 13 5.467 14 5.184 15 4.807 16 4.462 17 4.300 18 3.827 19 3.760 20 3.583 21 3.340	<pre>>verhame verhame verhame </pre>			
📲 Process View 🚰 Hierarchy - lock_tb.tbw	🖉 lock.v 🚰 lock 🔽 labk	🗵 Desi 📋 labki 🔝 labki 🔝 lab	ki 🔟 labkit		

• Useful reports: Resource Utilization, Timing, RTL diagram



Useful reports: Floorplan



...7, Slide 25

Step 4D: Program FPGA

- We'll use the parallel port IV cable
- Transfer program: "IMPACT" uses JTAG serial chain



2. Bypass first device assign labkit.bit to second device

Step 4D: Program FPGA



6.111 Fall 2006

Dot-matrix LEDs

Summary

- Modern digital system design:
 - Hardware description language 🚽 FPGA / ASIC
- Toolchain:
 - Design Entry Synthesis Implementation
- New Labkit:
 - Black-box peripherals
 - Almost all functionality is programmed in!
 - How to generate video? Synchronize systems? Create/Digitize Audio? Serial & communications?

