


6.111 Lecture 13

Today: Arithmetic: Multiplication

1. Simple multiplication
2. Twos complement mult.
3. Speed: CSA & Wallace mult.
4. Booth recoding
5. Behavioral transformations:
Fixed-coef. mult., Canonical Signed Digits, Retiming



Acknowledgements:

- R. Katz, "*Contemporary Logic Design*", Addison Wesley Publishing Company, Reading, MA, 1993. (Chapter 5)
- J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Prentice Hall, 2003.
- Kevin Atkinson, Alice Wang, Rex Min

1. Simple Multiplication

Unsigned Multiplication

$$\begin{array}{r}
 \begin{array}{cccc}
 & A_3 & A_2 & A_1 & A_0 \\
 \times & B_3 & B_2 & B_1 & B_0 \\
 \hline
 \end{array} \\
 \begin{array}{r}
 \text{AB}_i \text{ called a "partial product"} \longrightarrow A_3B_0 \quad A_2B_0 \quad A_1B_0 \quad A_0B_0 \\
 \quad \quad \quad \quad \quad \quad \quad \quad A_3B_1 \quad A_2B_1 \quad A_1B_1 \quad A_0B_1 \\
 \quad A_3B_2 \quad A_2B_2 \quad A_1B_2 \quad A_0B_2 \\
 + \quad A_3B_3 \quad A_2B_3 \quad A_1B_3 \quad A_0B_3 \\
 \hline
 \end{array}
 \end{array}$$

Multiplying N-bit number by M-bit number gives (N+M)-bit result


Easy part: forming partial products

(just an AND gate since B_i is either 0 or 1)

Hard part: adding M N-bit partial products

Sequential Multiplier

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:



Init: $P \leftarrow 0$, load A and B

```
Repeat M times {  
     $P \leftarrow P + (B_{\text{LSB}} == 1 ? A : 0)$   
    shift P/B right one bit  
}
```


Done: (N+M)-bit result in P/B

Combinational Multiplier

$$\begin{array}{r}
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \times \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \hline
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 + \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 \hline
 \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \phantom{} \\
 z_7
 \end{array}$$

➤ Partial product computations are simple (single AND gates)

➤ Propagation delay $\sim 2N$



2. Twos Complement Multiplication (Baugh-Wooley)

Step 1: two's complement operands so high order bit is -2^{N-1} . Must sign extend partial products and **subtract** the last one

| | | | | | | | | |
|-------|-------------|-------------|-------------|-------------|-------------|------|------|------|
| | | | | X3 | X2 | X1 | X0 | |
| | | | * | Y3 | Y2 | Y1 | Y0 | |
| ----- | | | | | | | | |
| | X3Y0 | X3Y0 | X3Y0 | X3Y0 | X3Y0 | X2Y0 | X1Y0 | X0Y0 |
| + | X3Y1 | X3Y1 | X3Y1 | X3Y1 | X2Y1 | X1Y1 | X0Y1 | |
| + | X3Y2 | X3Y2 | X3Y2 | X2Y2 | X1Y2 | X0Y2 | | |
| - | X3Y3 | X3Y3 | X2Y3 | X1Y3 | X0Y3 | | | |
| ----- | | | | | | | | |
| | Z7 | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |

2's Complement Multiplication

(Baugh-Wooley)

Step 2: don't want all those extra additions, so add and subtract a carefully chosen constant; use $-B = \sim B + 1$.

| | | | | | | | | |
|---|--------------------|-------------|-------------|-------------|-------------|------|------|------|
| | | | | X3 | X2 | X1 | X0 | |
| | | | | Y3 | Y2 | Y1 | Y0 | |
| | | | | ----- | | | | |
| | X3Y0 | X3Y0 | X3Y0 | X3Y0 | X3Y0 | X2Y0 | X1Y0 | X0Y0 |
| + | X3Y1 | X3Y1 | X3Y1 | X3Y1 | X2Y1 | X1Y1 | X0Y1 | |
| + | X3Y2 | X3Y2 | X3Y2 | X2Y2 | X1Y2 | X0Y2 | | |
| + | <u>X3Y3</u> | <u>X3Y3</u> | <u>X2Y3</u> | <u>X1Y3</u> | <u>X0Y3</u> | | | |
| + | | | | | 1 | | | |
| + | | 1 | 1 | 1 | 1 | | | |
| - | | 1 | 1 | 1 | 1 | | | |
| | ----- | | | | | | | |
| | Z7 | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |

} $-B = \sim B + 1$

2's Complement Multiplication

(Baugh-Wooley)

Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

| | | | | | | | | |
|---|-------------|-------------|-------------|-------------|------|------|------|----|
| | | | | X3 | X2 | X1 | X0 | |
| | | | | Y3 | Y2 | Y1 | Y0 | |
| | | | | ----- | | | | |
| | | | | X3Y0 | X2Y0 | X1Y0 | X0Y0 | |
| + | | | X3Y1 | X2Y1 | X1Y1 | X0Y1 | | |
| + | | X3Y2 | X2Y2 | X1Y2 | X0Y2 | | | |
| + | X3Y3 | X2Y3 | X1Y3 | X0Y3 | | | | |
| + | | | | 1 | | | | |
| - | | 1 | 1 | 1 | 1 | | | |
| | ----- | | | | | | | |
| | Z7 | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |

} -B = ~B + 1

2's Complement Multiplication

(Baugh-Wooley)

Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

| | | | | | | | | |
|---|-------------|-------------|-------------|-------------|------|------|------|----|
| | | | | X3 | X2 | X1 | X0 | |
| | | | | Y3 | Y2 | Y1 | Y0 | |
| | | | | ----- | | | | |
| | | | | X3Y0 | X2Y0 | X1Y0 | X0Y0 | |
| + | | | X3Y1 | X2Y1 | X1Y1 | X0Y1 | | |
| + | | X3Y2 | X2Y2 | X1Y2 | X0Y2 | | | |
| + | X3Y3 | X2Y3 | X1Y3 | X0Y3 | | | | |
| + | | | | 1 | | | | |
| + | 1 | 0 | 0 | 0 | 1 | | | |
| | ----- | | | | | | | |
| | Z7 | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |

} $-B = \sim B + 1$

2's Complement Multiplication


(Baugh-Wooley)

Step 4: finish computing the constants...

Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

| | | | | | | | | |
|----------|-------------|-------------|-------------|-------------|------|------|------|----|
| | | | | X3 | X2 | X1 | X0 | |
| | | | | Y3 | Y2 | Y1 | Y0 | |
| | | | | ----- | | | | |
| | | | | <u>X3Y0</u> | X2Y0 | X1Y0 | X0Y0 | |
| + | | | <u>X3Y1</u> | X2Y1 | X1Y1 | X0Y1 | | |
| + | | <u>X3Y2</u> | X2Y2 | X1Y2 | X0Y2 | | | |
| + | X3Y3 | <u>X2Y3</u> | <u>X1Y3</u> | <u>X0Y3</u> | | | | |
| + | 1 | 0 | 0 | 1 | 0 | | | |
| | ----- | | | | | | | |
| | Z7 | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |


2's Complement Multiplication



3. Faster Multipliers: Carry-Save Adder


Good for pipelining: delay through each partial product (except the last) is just $t_{PD,AND} + t_{PD,FA}$.

No carry propagation time!




Last stage is still a carry-propagate adder (CPA)


Wallace Tree Multiplier




Wallace Tree Multiplier




Wallace Tree Multiplier



Wallace Tree Multiplier



Wallace Tree Multiplier




Wallace Tree:
Combine groups of three bits at a time

Higher fan-in adders can be used to further reduce delays for large M .

4. Booth Recoding: Higher-radix mult.

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would **halve the number of columns and halve the latency of the multiplier!**



Booth's insight: rewrite $2*A$ and $3*A$ cases, leave $4A$ for *next* partial product to do!

$$\begin{aligned}
 B_{K+1,K} * A &= 0 * A \rightarrow 0 \\
 &= 1 * A \rightarrow A \\
 &= 2 * A \rightarrow 4A - 2A \\
 &= 3 * A \rightarrow 4A - A
 \end{aligned}$$

Booth recoding

current bit pair from previous bit pair

| B_{K+1} | B_K | B_{K-1} | action | |
|-----------|-------|-----------|-----------|---------------------|
| 0 | 0 | 0 | add 0 | |
| 0 | 0 | 1 | add A | |
| 0 | 1 | 0 | add A | |
| 0 | 1 | 1 | add $2*A$ | |
| 1 | 0 | 0 | sub $2*A$ | |
| 1 | 0 | 1 | sub A | $\leftarrow -2*A+A$ |
| 1 | 1 | 0 | sub A | |
| 1 | 1 | 1 | add 0 | $\leftarrow -A+A$ |


A "1" in this bit means the previous stage needed to add $4*A$. Since this stage is shifted by 2 bits with respect to the previous stage, adding $4*A$ in the previous stage is like adding A in this stage!

5. Behavioral Transformations

- There are a large number of implementations of the same functionality
- These implementations present a different point in the area-time-power design space
- Behavioral transformations allow exploring the design space a high-level

Optimization metrics:

1. Area of the design
2. Throughput or sample time T_s
3. Latency: clock cycles between the input and associated output change
4. Power consumption
5. Energy of executing a task
6. ...



Fixed-Coefficient Multiplication

Conventional Multiplication

$$Z = X \cdot Y$$


| | | | | | | | |
|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | | | | X_3 | X_2 | X_1 | X_0 |
| | | | | Y_3 | Y_2 | Y_1 | Y_0 |
| | | | | $X_3 \cdot Y_0$ | $X_2 \cdot Y_0$ | $X_1 \cdot Y_0$ | $X_0 \cdot Y_0$ |
| | | | $X_3 \cdot Y_1$ | $X_2 \cdot Y_1$ | $X_1 \cdot Y_1$ | $X_0 \cdot Y_1$ | |
| | | $X_3 \cdot Y_2$ | $X_2 \cdot Y_2$ | $X_1 \cdot Y_2$ | $X_0 \cdot Y_2$ | | |
| | $X_3 \cdot Y_3$ | $X_2 \cdot Y_3$ | $X_1 \cdot Y_3$ | $X_0 \cdot Y_3$ | | | |
| Z_7 | Z_6 | Z_5 | Z_4 | Z_3 | Z_2 | Z_1 | Z_0 |

Constant multiplication (become hardwired shifts and adds)

$$Z = X \cdot (1001)_2$$

| | | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|-------|
| | | | | X_3 | X_2 | X_1 | X_0 |
| | | | | 1 | 0 | 0 | 1 |
| | | | | X_3 | X_2 | X_1 | X_0 |
| | X_3 | X_2 | X_1 | X_0 | | | |
| Z_7 | Z_6 | Z_5 | Z_4 | Z_3 | Z_2 | Z_1 | Z_0 |


$$Y = (1001)_2 = 2^3 + 2^0$$





Transform: Canonical Signed Digits (CSD)

Canonical signed digit representation is used to increase the number of zeros. It uses digits $\{-1, 0, 1\}$ instead of only $\{0, 1\}$.

Iterative encoding: replace string of consecutive 1's
(replace 1 with 2-1)




Worst case CSD has 50% non zero bits




Algebraic Transformations

Commutativity




$$A + B = B + A$$

Distributivity




$$(A + B) C = AB + BC$$

Associativity




$$(A + B) + C = A + (B + C)$$


Common sub-expressions




Transforms for Efficient Resource Utilization




Time multiplexing: mapped to 3 multipliers and 3 adders



distributivity




Reduce number of operators to 2 multipliers and 2 adders




Retiming: A very useful transform

Retiming is the action of moving delay around in the systems

- Delays have to be moved from ALL inputs to ALL outputs or vice versa




Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.




Benefits of retiming:

- Modify critical path delay
- Reduce total number of registers




Retiming Example: FIR Filter



Note: here we use a first cut analysis that assumes the delay of a chain of operators is the sum of their individual delays. This is not accurate.

Pipelining, Just Another Transformation (*Pipelining = Adding Delays + Retiming*)




Contrary to retiming,
pipelining adds extra
registers to the system

How to pipeline:


1. Add extra registers at *all* inputs (or, equivalently, *all* outputs)
2. Retime

The Power of Transforms: Lookahead




Try pipelining
this structure

loop unrolling




$y(n) = x(n) + A[x(n-1) + A y(n-2)]$


distributivity



associativity



retiming



precomputed

Summary

- **Simple multiplication:**

- $O(N)$ delay
- Twos complement easily handled (Baugh-Wooley)

- **Faster multipliers:**

- Wallace Tree $O(\log N)$

- **Booth recoding:**

- Add using 2 bits at a time

- **Behavioral Transformations:**

- Faster circuits using pipelining and algebraic properties

