Basic Gate Repertoire

Are we sure we have all the gates we need? Just how many two-input gates are there?

٨N	ID	01		NAI	ND	NO	R
AB	У	AB	У	AB	У	AB	У
00	0	00	0	00	1	00	1
01	0	01	1	01	1	01	0
10	0	10	1	10	1	10	0
11	1	11	1	11	0	11	0



Hmmmm... all of these have 2-inputs (no surprise)
... each with 4 combinations, giving 2² output cases

How many ways are there of assigning 4 outputs? $\frac{2^2}{2} = 2^4 = 16$

There are only so many gates

There are only 16 possible 2-input gates ... some we know already, others are just silly


I N																	How many of these gates can be implemented
Ρ	Z									X	N		N		N		using a single
U	Ε	A	A		В		X		N	Ν	0	A	0	В	A	0	CMOS gate? /
T	R	Ν	>		>		0	0	0	0	Т	< =	T	< =	N	N	م <i>ا</i> م
AB	0	D	В	Α	Α	В	R	R	R	R	'B'	В	' <i>A'</i>	Α	D	Ε	
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	X
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	5
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	"
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	41

CMOS gates are inverting; we can always respond positively to positive transitions by cascaded gates. But suppose our logic yielded cheap *positive* functions, while inverters were expensive...

6.111 Fall 2005

Fortunately, we can get by with a few basic gates...

AND, OR, and NOT are sufficient... (cf Boolean Expressions):




How many different gates do we really need?

One will do!

NANDs and NORs are universal:

Ah!, but what if we want more than 2 inputs?

I think that I shall never see a circuit lovely as...



N-input TREE has $O(\frac{\log N}{\log N})$ levels... Signal propagation takes $O(\frac{\log N}{\log N})$ gate delays.

Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?

Here's a Design Approach

Truth Table


С	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

- 1) Write out our functional spec as a truth table
- 2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{C} \overline{B} A + \overline{C} B A + C B \overline{A} + C B A$$

3) Wire up the gates, call it a day, and declare success!

-it's systematic!




This approach will always give us Boolean expressions in a particular form:

SUM-OF-PRODUCTS

Straightforward Synthesis

We can implement
SUM-OF-PRODUCTS
with just three levels of logic.

INVERTERS/AND/OR



Propagation delay -No more than "3" gate delays
(well, it's actually O(log N) gate delays)

6.111 Fall 2005

Logic Simplification

Can we implement the same function with fewer gates? Before trying we'll add a few more tricks in our bag.

BOOLEAN ALGEBRA:

OR rules: a + 1 = 1, a + 0 = a, a + a = a

AND rules: a1 = a, a0 = 0, aa = a

Commutative: a + b = b + a, ab = ba

Associative: (a+b)+c=a+(b+c), (ab)c=a(bc)

Distributive: a(b+c) = ab + ac, a + bc = (a+b)(a+c)

Complements: $a + \overline{a} = 1$, $a\overline{a} = 0$

Absorption: a + ab = a, $a + \overline{a}b = a + b$

a(a+b) = a, $a(\overline{a}+b) = ab$

Reduction: $ab + \overline{a}b = b$, $(a+b)(\overline{a}+b) = b$

DeMorgan's Law: $\overline{a} + \overline{b} = \overline{ab}, \quad \overline{a}\overline{b} = \overline{a+b}$

Boolean Minimization:


An Algebraic Approach

Lets (again!) simplify

$$Y = \overline{CBA} + CB\overline{A} + CBA + \overline{CBA}$$

Using the identity

$$\alpha A + \alpha \overline{A} = \alpha$$



For any expression α and variable A:

$$Y = \overline{CBA} + CB\overline{A} + CBA + \overline{CBA}$$

$$Y = \overline{CBA} + CB + \overline{CBA}$$

$$Y = \overline{CA} + CB$$



Karnaugh Maps: A Geometric Approach

K-Map: a truth table arranged so that terms which differ by exactly one variable are adjacent to one another so we can see potential reductions easily.

Truth Table


C	A	В	У
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Here's the layout of a 3-variable K-map filled in with the values from our truth table:

C\AB	00	01	11	10
0	0	0	1	1
1	0	1	1	0




It's cyclic. The left edge is adjacent to the right edge. (It's really just a flattened out cube).



On to Hyperspace

4-variable K-map for a multipurpose logic gate:



$$y = \begin{cases} A \times B & \text{if } CD = 00 \\ A + B & \text{if } CD = 01 \end{cases}$$

$$\overline{B} & \text{if } CD = 10$$

$$A \oplus B & \text{if } CD = 11$$

\AB CD\	00	01	11	10
00	0	0	1	0
01	0	1	1	1
11	0	1	0	1
10	1	0	0	1

Again it's cyclic. The left edge is adjacent to the right edge, and the top is adjacent to the bottom.

Finding Subcubes

We can identify clusters of "irrelevent" variables by circling adjacent subcubes of 1s. A subcube is just a lower dimensional cube.

C\AB	00	01	11	10
0	0	0	1	1
1	0	1	1	0

\AB CD\	00	01	11	10
00	0	0	1	0
01	0	1		1
11	0	1	o	1
10	1	0	0	1

The best strategy is generally a greedy one.

- Circle the largest N-dimensional subcube (2^N adjacent 1's) 4x4, 4x2, 4x1, 2x2, 2x1, 1x1
- Continue circling the largest remaining subcubes (even if they overlap previous ones)
- Circle smaller and smaller subcubes until no 1s are left.

Write Down Equations

Write down a product term for the portion of each cluster/subcube that is invariant. You only need to include enough terms so that all the 1's are covered. Result: a minimal sum of products expression for the truth table.

C\AB	3 00	01	11	10	
0	0	0	1	1	$Y = \overline{C}A + CB$
1	0	1	1	0	
					We're do
\AB <i>C</i> D\	00	01	1,1	10	*
00	0	0		0	

CD/					*
00	0	0/	1	0	
01	0	1	1	1	$Y = AB\overline{C} + \overline{A}BD$ $+ A\overline{B}D + \overline{B}C\overline{D}$
11	0	1	0	1	T ABU T BCU
10	1	0	0	1	

Recap: K-map Minimization

- 1) Copy truth table into K-Map
- 2) Identify subcubes, selecting the largest available subcube at each step, even if it involves some overlap with previous cubes, until all ones are covered. (Try: 4x4, 2x4 and 4x2, 1x4 and 4x1, 2x2, 2x1 and 1x2, finally 1x1)
- 3) Write down the minimal SOP realization

Truth Table

C	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

JARGON: The circled terms are called *implicants*. An implicant not completely contained in another implicant is called a *prime implicant*.

C\BA	00	01	11	10
0	0	1	1	0
1	0	0	1	1


$$Y = \overline{C}A + CB$$


Practical SOP Implementation

· NAND-NAND

$$\overline{AB} = \overline{A} + \overline{B}$$


"Pushing Bubbles"






· NOR-NOR


$$\overline{A}\overline{B} = \overline{A + B}$$





opposite is true.


PALs: Programmable Array Logic



Another approach to structured logic design is Programmable Array Logic (PAL). These were once popular off-the-shelf devices. They basically replaced TTL gates in the '80s and fueled the minicomputer revolution.

PALs have a programmable decoder (AND plane) with fixed selector logic (OR plane). These devices were useful for implementing large fan-in gates and SOP logic expressions. They are purchased as unprogrammed chips and configured in the field using an inexpensive programmer.

Logic that defies SOP simplification




Can simplify the carry out easily enough, eg...

$$C_o = BC + AB + AC$$

But, the sum, S, doesn't have a simple sum-of-products implementation even though it can be implemented using only two 2-input XOR gates.

6.111 Fall 2005

Logic Synthesis Using MUXes





2-input Multiplexer

С	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


Truth Table

A 4-input Mux implemented as a tree






schematic



Gate symbol


Systematic Implementation of Combinational Logic



6.111 Fall 2005


Systematic Implementation of Combinational Logic

Same function as on previous slide, but this time let's use a 4-input mux



6.111 Fall 2005 Lecture 3, Slide 20

General Table Lookup Synthesis





Generalizing:

In theory, we can build any 1-output combinational logic block with multiplexers.

For an N-input function we need a 2^{N} input mux.


BIG Multiplexers? How about 10-input function? 20-input?





A Mux's Guts

A decoder generates all possible product terms for a set of inputs




Multiplexers can be constructed into two sections:

A DECODER that identifies the desired input, and

a SELECTOR that enables that input onto the output.


Hmmm, by sharing the decoder part of the logic MUXs could be adapted to make lookup tables with any number of outputs

Using Memory as a Programmable Logic Device



6.111 Fall 2005 Lecture 3, Slide 23

FPGA Logic Block



6.111 Fall 2005 Lecture 3, Slide 24