L13: Reconfigurable Logic Architectures

Acknowledgements:


R. Katz, "Contemporary Logic Design", Addison Wesley Publishing Company, Reading, MA, 1993.

Frank Honore

History of Computational Fabrics

- Discrete devices: relays, transistors (1940s-50s)
- Discrete logic gates (1950s-60s)
- Integrated circuits (1960s-70s)
 - □ e.g. TTL packages: Data Book for 100's of different parts
- Gate Arrays (IBM 1970s)
 - □ Transistors are pre-placed on the chip & Place and Route software puts the chip together automatically only program the interconnect (mask programming)
- Software Based Schemes (1970's- present)
 - □ Run instructions on a general purpose core
- ASIC Design (1980's to present)
 - □ Turn Verilog directly into layout using a library of standard cells
 - ☐ Effective for high-volume and efficient use of silicon area
- Programmable Logic (1980's to present)
 - □ A chip that be reprogrammed after it has been fabricated
 - **□** Examples: PALs, EPROM, EEPROM, PLDs, FPGAs
 - □ Excellent support for mapping from Verilog

Reconfigurable Logic



Key questions:


- How to make logic blocks programmable? (after chip has been fabbed!)

- What should the logic granularity be? Inputs'

How to make the wires programmable?
 (after chip has been fabbed!)


 Specialized wiring structures for local vs. long distance routes?

How many wires per logic block?




Programmable Array Logic (PAL)

- Based on the fact that any combinational logic can be realized as a sum-of-products
- PALs feature an array of AND-OR gates with programmable connections




Cypress PAL CE22V10

Functional Logic Diagram for PALCE22V10




Inside the 22v10 PAL

- Each input pin (and its complement) sent to the AND array
- OR gates for each output can take 8-16 product terms, depending on output pin
- "Macrocell" block provides additional output flexibility...




Fixed OR array (not programmable)


Inside the 22v10 "Macrocell" Block




- Outputs may be registered or combinational, positive or inverted
- Registered output may be fed back to AND array for FSMs, etc.




a. Registered/active low



c. Registered/active high




b. Combinational/active low




d. Combinational/active high

RAM Based Field Programmable Logic - Xilinx




6.111 Fall 2004

The Xilinx 4000 CLB




Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

Two 4-input Functions, Registered Output and a Two Input Function



Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

5-input Function, Combinational Output




Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

LUT Mapping


- N-LUT direct implementation of a truth table: any function of n-inputs.
- · N-LUT requires 2N storage elements (latches)

N-inputs select one latch location (like a memory)




6.111 Fall 2004

Configuring the CLB as a RAM




Read is same a LUT Function!


Xilinx 4000 Interconnect



Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)


Xilinx 4000 Interconnect Details






Wires are not ideal!

Add Bells & Whistles




Courtesy of David B. Parlour, ISSCC 2004 Tutorial, "The Reality and Promise of Reconfigurable Computing in Digital Signal Processing"


Xilinx 4000 Flexible IOB




The Virtex II CLB (Half Slice Shown)



Adder Implementation




Carry Chain



6.111 Fall 2004


Lecture 13, Slide 20

Virtex II Features




DCM CLKO CLKIN CLK90 CLKFB CLK180 CLK270 ---**⊨**RST CLK2X CLK2X180 ---➡DSSEN CLKDV PSINCDEC CLKFX PSEN CLKFX180 PSCLK LOCKED STATUS[7:0] clock signal **PSDONE** ---- ► control signal

Double Data Rate registers




Embedded Multiplier


Digital Clock Manager



Block SelectRAM

The Latest Generation: Virtex-II Pro






Hardwired multipliers

High-speed I/O

Courtesy Xilinx


Lecture 13, Slide 22 6.111 Fall 2004

Altera FLEX 10K Family




SRAM-based programming


Altera Logic Element




FLEX 10K Logic Array Block



FLEX 10K Embedded Array Block




Altera's New Stratix Architecture



Design Flow - Mapping


- Technology Mapping: Schematic/HDL to Physical Logic units
- Compile functions into basic LUT-based groups (function of target architecture)




```
always @(posedge Clock or negedge Reset) begin if (! Reset) q <= 0; else q <= (a \& b \& c) | (b \& d); end
```

Design Flow - Placement & Route

Placement – assign logic location on a particular device



Routing - iterative process to connect CLB inputs/outputs and IOBs. Optimizes
critical path delay - can take hours or days for large, dense designs




Iterate placement if timing not met

Satisfy timing? → Generate Bitstream to config device

Challenge! Cannot use full chip for reasonable speeds (wires are not ideal).


Typically no more than 50% utilization.


Example: Verilog to FPGA



How are FPGAs Used?

Logic Emulation





FPGA-based Emulator (courtesy of IKOS)

Prototyping

- □ Ensemble of gate arrays used to emulate a circuit to be manufactured
- □ Get more/better/faster debugging done than with simulation

Reconfigurable hardware

- □ One hardware block used to implement more than one function
- Special-purpose computation engines
 - □ Hardware dedicated to solving one problem (or class of problems)
 - Accelerators attached to generalpurpose computers (e.g., in a cell phone!)

Summary

- FPGA provide a flexible platform for implementing digital computing
- A rich set of macros and I/Os supported (multipliers, block RAMS, ROMS, high-speed I/O)
- A wide range of applications from prototyping (to validate a design before ASIC mapping) to highperformance spatial computing
- Interconnects are a major bottleneck (physical design and locality are important considerations)

"College students will study concurrent programming instead of "C" as their first computing experience."

-- David B. Parlour, ISSCC 2004 Tutorial