


# Arithmetic Circuits

Didn't I learn how  
to do addition in  
the *second grade*?  
MIT courses aren't  
what they used to  
be...



$$\begin{array}{r} 01011 \\ +00101 \\ \hline 10000 \end{array}$$

## Acknowledgements:


- R. Katz, "*Contemporary Logic Design*", Addison Wesley Publishing Company, Reading, MA, 1993. (Chapter 5)
- J. Rabaey, A. Chandrakasan, B. Nikolic, "*Digital Integrated Circuits: A Design Perspective*" Prentice Hall, 2003.
- Kevin Atkinson, Alice Wang, Rex Min

# Number Systems Basics

## How to represent negative numbers?

- Three common schemes: sign-magnitude, ones complement, twos complement
- Sign-magnitude: MSB = 0 for positive, 1 for negative
  - Range:  $-(2^{N-1} - 1)$  to  $+(2^{N-1} - 1)$
  - **Two representations** for zero: 0000... & 1000...
  - **Simple multiplication but complicated addition/subtraction**
- Ones complement: if N is positive then its negative is  $\bar{N}$ 
  - Example: 0111 = 7, 1000 = -7
  - Range:  $-(2^{N-1} - 1)$  to  $+(2^{N-1} - 1)$
  - **Two representations** for zero: 0000... & 1111...
  - Subtraction implemented as addition followed by ones complement

# 2's Complement



8-bit 2's complement example:

$$11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$$

If we use a two's-complement representation for signed integers, the same binary addition procedure will work for adding both signed and unsigned numbers.

By moving the implicit location of "decimal" point, we can represent fractions too:

$$1101.0110 = -2^3 + 2^2 + 2^0 + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.25$$


# Twos Complement Representation

Twos complement = bitwise complement + 1

$$0111 \rightarrow 1000 + 1 = 1001 = -7$$

$$1001 \rightarrow 0110 + 1 = 0111 = 7$$

- Asymmetric range:  $-2^{N-1}$  to  $+2^{N-1}-1$
- Only one representation for zero
- Simple addition and subtraction
- Most common representation



4    0100	-4    1100	4    0100	-4    1100
<u>+ 3    0011</u>	+ (-3) <u>1101</u>	<u>- 3    1101</u>	<u>+ 3    0011</u>
7    0111	-7    11001	1    10001	-1    1111

[Katz93, chapter 5]

# Binary Addition


Here's an example of binary addition as one might do it by "hand":

Adding two N-bit numbers produces an (N+1)-bit result


$$\begin{array}{r} 1101 \\ + 0101 \\ \hline 10010 \end{array}$$

Carries from previous column

We've already built the circuit that implements one column:



So we can quickly build a circuit two add two 4-bit numbers...




# Subtraction: $A - B = A + (-B)$

Using 2's complement representation:  $-B = \sim B + 1$

$\sim$  = bit-wise complement



So let's build an arithmetic unit that does both addition and subtraction.  
Operation selected by control input:



# Condition Codes

Besides the sum, one often wants four other bits of information from an arithmetic unit:

**Z** (zero): result is = 0 *big NOR gate*

**N** (negative): result is < 0  $S_{N-1}$

**C** (carry): indicates that add in the most significant position produced a carry, e.g., “1 + (-1)” *from last FA*

**V** (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., “(2<sup>N-1</sup> - 1) + (2<sup>N-1</sup> - 1)”

$$V = A_{N-1}B_{N-1}\overline{S_{N-1}} + \overline{A_{N-1}}\overline{B_{N-1}}S_{N-1}$$

$$V = COUT_{N-1} \oplus CIN_{N-1}$$

To compare A and B, perform A-B and use condition codes:


Signed comparison:

<b>LT</b>	$N \oplus V$
<b>LE</b>	$Z + (N \oplus V)$
<b>EQ</b>	Z
<b>NE</b>	$\sim Z$
<b>GE</b>	$\sim (N \oplus V)$
<b>GT</b>	$\sim (Z + (N \oplus V))$

Unsigned comparison:

<b>LTU</b>	C
<b>LEU</b>	$C + Z$
<b>GEU</b>	$\sim C$
<b>GTU</b>	$\sim (C + Z)$

# $t_{PD}$ of Ripple-carry Adder



Worse-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.

$$t_{PD} = (N-1) * \underbrace{(t_{PD,OR} + t_{PD,AND})}_{CI \text{ to } CO} + \underbrace{t_{PD,XOR}}_{CI_{N-1} \text{ to } S_{N-1}} \approx \Theta(N)$$

$\Theta(N)$  is read "order N" and tells us that the latency of our adder grows proportional to the number of bits in the operands.



# Faster carry logic

Let's see if we can improve the speed by rewriting the equations for  $C_{OUT}$ :

$$C_{OUT} = AB + AC_{IN} + BC_{IN}$$

$$= AB + (A + B)C_{IN}$$

$$= G + P C_{IN}$$

where  $G = AB$  and  $P = A + B$

*generate*      *propagate*

For adding two N-bit numbers:

$$C_N = G_{N-1} + P_{N-1}C_{N-1}$$



$$= G_{N-1} + P_{N-1}G_{N-2} + P_{N-1}P_{N-2}C_{N-2}$$

$$= G_{N-1} + P_{N-1}G_{N-2} + P_{N-1}P_{N-2}G_{N-3} + \dots + P_{N-1}\dots P_0C_{IN}$$

$C_N$  in only 3 (!) gate delays:  
1 for P/G generation, 1 for ANDs, 1 for final OR


Actually, P is usually defined as  $P = A \oplus B$  which won't change  $C_{OUT}$  but will allow us to express S as a simple function of P and  $C_{IN}$ :  $S = P \oplus C_{IN}$

# Carry Bypass Adder



**Key Idea:** if  $(P_0 P_1 P_2 P_3)$  then  $C_{0,3} = C_{i,0}$

# 16-bit Carry Bypass Adder



**Assume the following for delay each gate:**


**P, G from A, B: 1 delay unit**

**P, G,  $C_i$  to  $C_o$  or Sum for a FA: 1 delay unit**

**2:1 mux delay: 1 delay unit**

**What is the worst case propagation delay for the 16-bit adder?**

# Critical Path Analysis



For the second stage, is the critical path:

$BP2 = 0$  or  $BP2 = 1$ ?

**Message: Timing Analysis is Very Tricky –  
Must Carefully Consider Data Dependencies For  
False Paths**

# Carry-lookahead Adders (CLA)

We can choose the maximum fan-in we want for our logic gates and then build a hierarchical carry chain using these equations:


$$C_{J+1} = G_{IJ} + P_{IJ}C_I$$

$$G_{IK} = G_{J+1,K} + P_{J+1,K} G_{IJ}$$

$$P_{IK} = P_{IJ} P_{J+1,K}$$


where  $I < J$  and  $J+1 < K$

“generate a carry from bits I thru K if it is generated in the high-order (J+1,K) part of the block or if it is generated in the low-order (I,J) part of the block and then propagated thru the high part”




P/G generation

1<sup>st</sup> level of lookahead




Hierarchical building block

# 8-bit CLA (P/G generation)




From Hennessy & Patterson, Appendix A

# 8-bit CLA (carry generation)



# 8-bit CLA (complete)



$$t_{PD} = \Theta(\log(N))$$



# Unsigned Multiplication

$$\begin{array}{r}
 \phantom{A_3} A_3 \phantom{A_2} A_1 \phantom{A_0} \\
 \times B_3 \phantom{B_2} B_1 \phantom{B_0} \\
 \hline
 A_3 B_0 \phantom{A_2 B_0} A_1 B_0 \phantom{A_0 B_0} \\
 A_3 B_1 \phantom{A_2 B_1} A_1 B_1 \phantom{A_0 B_1} \\
 A_3 B_2 \phantom{A_2 B_2} A_1 B_2 \phantom{A_0 B_2} \\
 + A_3 B_3 \phantom{A_2 B_3} A_1 B_3 \phantom{A_0 B_3} \\
 \hline
 \end{array}$$

*AB<sub>i</sub> called a "partial product"* →

**Multiplying N-bit number by M-bit number gives (N+M)-bit result**


Easy part: forming partial products

(just an AND gate since  $B_i$  is either 0 or 1)

Hard part: adding M N-bit partial products

# Sequential Multiplier

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:



Init:  $P \leftarrow 0$ , load A and B


Repeat M times {  
 $P \leftarrow P + (B_{\text{LSB}} = 1 ? A : 0)$   
 shift P/B right one bit  
 }

Done: (N+M)-bit result in P/B

# Combinational Multiplier


$$\begin{array}{r}
 \times \quad \begin{array}{cccc} x_3 & x_2 & x_1 & x_0 \end{array} \text{ Multiplicand} \\
 \begin{array}{cccc} y_3 & y_2 & y_1 & y_0 \end{array} \text{ Multiplier} \\
 \hline
 \begin{array}{cccc} x_3y_0 & x_2y_0 & x_1y_0 & x_0y_0 \\
 x_3y_1 & x_2y_1 & x_1y_1 & x_0y_1 \\
 x_3y_2 & x_2y_2 & x_1y_2 & x_0y_2 \\
 + \quad x_3y_3 & x_2y_3 & x_1y_3 & x_0y_3 \\
 \hline
 \begin{array}{cccc} z_7 & z_6 & z_5 & z_4 \\
 z_3 & z_2 & z_1 & z_0 \end{array} \text{ Result}
 \end{array}$$

➤ Partial product computation is simple (single and gate)






# 2's Complement Multiplication






# Latency Improvements

Abstract  
partial  
product  
picture :




Rewire so that first two adders work in parallel. Feed results into third and fourth adders which also work in parallel, etc.



Even and odd streams pass through half the adders so even/odd design runs at almost twice the speed of simple implementation.

# More Latency Improvements

## Wallace Tree




We have been using full-adders (3 inputs, 2 outputs) in our array adders. Higher fan-in adders can be used to further reduce delays for large  $M$ .



# Higher-radix multiplication

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would **halve the number of columns and halve the latency of the multiplier!**



**Booth's insight: rewrite  $2*A$  and  $3*A$  cases, leave  $4A$  for *next* partial product to do!**

$$\begin{aligned}
 B_{K+1,K} * A &= 0 * A \rightarrow 0 \\
 &= 1 * A \rightarrow A \\
 &= 2 * A \rightarrow 4A - 2A \\
 &= 3 * A \rightarrow 4A - A
 \end{aligned}$$

# Booth recoding

current bit pair  $\swarrow$   $\searrow$   $\swarrow$  from previous bit pair

$B_{K+1}$	$B_K$	$B_{K-1}$	action	
0	0	0	add 0	
0	0	1	add A	
0	1	0	add A	
0	1	1	add $2*A$	
1	0	0	sub $2*A$	
1	0	1	sub A	$\leftarrow -2*A+A$
1	1	0	sub A	
1	1	1	add 0	$\leftarrow -A+A$


A "1" in this bit means the previous stage needed to add  $4*A$ . Since this stage is shifted by 2 bits with respect to the previous stage, adding  $4*A$  in the previous stage is like adding  $A$  in this stage!

# Behavioral Transformations

- There are a large number of implementations of the same functionality
- These implementations present a different point in the area-time-power design space
- Behavioral transformations allow exploring the design space a high-level

## Optimization metrics:

1. Area of the design
2. Throughput or sample time  $T_S$
3. Latency: clock cycles between the input and associated output change
4. Power consumption
5. Energy of executing a task
6. ...



# Fixed-Coefficient Multiplication

## Conventional Multiplication

$$Z = X \cdot Y$$


				$X_3$	$X_2$	$X_1$	$X_0$
				$Y_3$	$Y_2$	$Y_1$	$Y_0$
				$X_3 \cdot Y_0$	$X_2 \cdot Y_0$	$X_1 \cdot Y_0$	$X_0 \cdot Y_0$
			$X_3 \cdot Y_1$	$X_2 \cdot Y_1$	$X_1 \cdot Y_1$	$X_0 \cdot Y_1$	
		$X_3 \cdot Y_2$	$X_2 \cdot Y_2$	$X_1 \cdot Y_2$	$X_0 \cdot Y_2$		
	$X_3 \cdot Y_3$	$X_2 \cdot Y_3$	$X_1 \cdot Y_3$	$X_0 \cdot Y_3$			
$Z_7$	$Z_6$	$Z_5$	$Z_4$	$Z_3$	$Z_2$	$Z_1$	$Z_0$

## Constant multiplication (become hardwired shifts and adds)

$$Z = X \cdot (1001)_2$$

				$X_3$	$X_2$	$X_1$	$X_0$
				$1$	$0$	$0$	$1$
				$X_3$	$X_2$	$X_1$	$X_0$
	$X_3$	$X_2$	$X_1$	$X_0$			
$Z_7$	$Z_6$	$Z_5$	$Z_4$	$Z_3$	$Z_2$	$Z_1$	$Z_0$


$$Y = (1001)_2 = 2^3 + 2^0$$



# Transform: Canonical Signed Digits (CSD)



Canonical signed digit representation is used to increase the number of zeros. It uses digits  $\{-1, 0, 1\}$  instead of only  $\{0, 1\}$ .

Iterative encoding: replace string of consecutive 1's




Worst case CSD has 50% non zero bits

01101111




||

10010001̄




1



Shift translates to re-wiring


# Algebraic Transformations

## Commutativity




$$A + B = B + A$$

## Distributivity




$$(A + B) C = AB + BC$$

## Associativity




$$(A + B) + C = A + (B + C)$$


## Common sub-expressions




# Transforms for Efficient Resource Utilization




Time multiplexing: mapped to 3 multipliers and 3 adders



*distributivity*




Reduce number of operators to 2 multipliers and 2 adders




# Retiming: A very useful transform

Retiming is the action of moving delay around in the systems

- Delays have to be moved from ALL inputs to ALL outputs or vice versa



**Cutset retiming:** A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.




**Benefits of retiming:**

- Modify critical path delay
- Reduce total number of registers


Retiming Synchronous Circuitry

Charles E. Leiserson and James B. Saxe  
August 20, 1986.






# Retiming Example: FIR Filter



**Note:** here we use a first cut analysis that assumes the delay of a chain of operators is the sum of their individual delays. This is not accurate.


# Pipelining = Adding Registers + Retiming



$T_{CLK} = 25$  (w/ ideal regs)  
 Latency = 1 clock cycle  
 Throughput = 1/clock cycle

Add more input registers


Unlike retiming, pipelining adds extra registers to the system



How to pipeline:


1. Add extra registers at *all* inputs (or, equivalently, *all* outputs)
2. Retime

retime




$T_{CLK} = 15$  (w/ ideal regs)  
 Latency = 3 clock cycles  
 Throughput = 1/clock cycle

# The Power of Transforms: Lookahead




Try pipelining this structure

*loop unrolling*




$y(n) = x(n) + A[x(n-1) + A y(n-2)]$


*distributivity*



*associativity*



*retiming*



*precomputed*