Arithmetic Circuits



Acknowledgements:

- R. Katz, "Contemporary Logic Design", Addison Wesley Publishing Company, Reading, MA, 1993. (Chapter 5)
- J. Rabaey, A. Chandrakasan, B. Nikolic, "Digital Integrated Circuits: A Design Perspective" Prentice Hall, 2003.
- Kevin Atkinson, Alice Wang, Rex Min

Number Systems Basics

How to represent negative numbers?

- Three common schemes: sign-magnitude, ones complement, twos complement
- Sign-magnitude: MSB = 0 for positive, 1 for negative
 - Range: $-(2^{N-1}-1)$ to $+(2^{N-1}-1)$
 - Two representations for zero: 0000... & 1000...
 - Simple multiplication but complicated addition/subtraction
- Ones complement: if N is positive then its negative is N
 - Example: 0111 = 7, 1000 = -7
 - Range: $-(2^{N-1}-1)$ to $+(2^{N-1}-1)$
 - Two representations for zero: 0000... & 1111...
 - Subtraction implemented as addition followed by ones complement

2's Complement



8-bit 2's complement example: $11010110 = -2^7 + 2^6 + 2^4 + 2^2 + 2^1 = -128 + 64 + 16 + 4 + 2 = -42$

If we use a two's-complement representation for signed integers, the same binary addition procedure will work for adding both signed and unsigned numbers.

By moving the implicit location of "decimal" point, we can represent fractions too:

 $1101.0110 = -2^{3} + 2^{2} + 2^{0} + 2^{-2} + 2^{-3} = -8 + 4 + 1 + 0.25 + 0.125 = -2.25$

Twos Complement Representation

Twos complement = bitwise complement + 1

-1

1110

´1101

1100/

1011

1010

-7

1001

1000

-8

-3

-4

-5

-6

1111

+0

0001

+1

0010

0011

0100

0101

+6

0110

+2

+3

+4

+5

0000

0111

+7

$$0111 \rightarrow 1000 + 1 = 1001 = -7$$

 $1001 \rightarrow 0110 + 1 = 0111 = 7$

- Asymmetric range: -2^{N-1} to +2^{N-1}-1
- Only one representation for zero
- Simple addition and subtraction
- Most common representation



[Katz93, chapter 5]

Binary Addition

Here's an example of binary addition as one might do it by "hand":



We've already built the circuit that implements one column:



So we can quickly build a circuit two add two 4-bit numbers...



Subtraction: A-B = A + (-B)

Using 2's complement representation: -B = -B + 1

So let's build an arithmetic unit that does both addition and subtraction. Operation selected by *control input*:



6.111 Fall 2004

Lectures 9/10, 5lide 6

۶B

~ = bit-wise complement

Ð

Condition Codes

Besides the sum, one often wants four other bits of information from an arithmetic unit:

Z (zero): result is = O big NOR gate

N (negative): result is < 0 S_{N-1}

C (carry): indicates that add in the most significant position produced a carry, e.g., "1 + (-1)" from last FA

V (overflow): indicates that the answer has too many bits to be represented correctly by the result width, e.g., " $(2^{N-1} - 1) + (2^{N-1} - 1)$ "

$$V = A_{N-1}B_{N-1}S_{N-1} + A_{N-1}B_{N-1}S_{N-1}$$
$$V = COUT_{N-1} \oplus CIN_{N-1}$$

To compare A and B, perform A–B and use condition codes: Signed comparison: N⊕V LT \mathbf{LE} $Z+(N \oplus V)$ EO Ζ ~Z NE ~(N⊕V) GE GT \sim (Z+(N \oplus V)) Unsigned comparison: LTU C LEU C+ZGEU ~C ~(C+Z) GTU

t_{PD} of Ripple-carry Adder



Worse-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.

$$t_{PD} = (N-1)^{*}(t_{PD,OR} + t_{PD,AND}) + t_{PD,XOR} \approx \Theta(N)$$

$$Cl \text{ to } CO \qquad Cl_{N-1} \text{ to } S_{N-1}$$

 $\Theta(N)$ is read "order N" and tells us that the latency of our adder grows proportional to the number of bits in the operands.

Faster carry logic

Let's see if we can improve the speed by rewriting the equations for C_{OUT} :

$$C_{OUT} = AB + AC_{IN} + BC_{IN}$$

= AB + (A + B)C_{IN}
= G + P C_{IN} where G = AB and P = A + B
generate propagate

For adding two N-bit numbers:

$$C_{N} = G_{N-1} + P_{N-1}C_{N-1}$$

= $G_{N-1} + P_{N-1}G_{N-2} + P_{N-1}P_{N-2}C_{N-2}$
= $G_{N-1} + P_{N-1}G_{N-2} + P_{N-1}P_{N-2}G_{N-3} + \dots + P_{N-1}\dots P_{0}C_{N-1}$

Actually, P is usually defined as $P = A \oplus B$ which won't change C_{OUT} but will allow us to express S as a simple function of P and C_{IN} : S = P $\oplus C_{IN}$

Carry Bypass Adder





Key Idea: if $(P_0 P_1 P_2 P_3)$ then $C_{0,3} = C_{i,0}$

16-bit Carry Bypass Adder



Assume the following for delay each gate:

P, G from A, B: 1 delay unit P, G, C_i to C_o or Sum for a FA: 1 delay unit 2:1 mux delay: 1 delay unit

What is the worst case propagation delay for the 16-bit adder?

Critical Path Analysis



For the second stage, is the critical path:

BP2 = 0 or BP2 = 1?

Message: Timing Analysis is Very Tricky – Must Carefully Consider Data Dependencies For <u>False Paths</u>

Carry-lookahead Adders (CLA)

We can choose the maximum fan-in we want for our logic gates and then build a hierarchical carry chain using these equations:

$$C_{J+1} = G_{IJ} + P_{IJ}C_{I}$$
$$G_{IK} = G_{J+1,K} + P_{J+1,K}G_{IJ}$$
$$P_{IK} = P_{IJ}P_{J+1,K}$$

where I < J and J+1 < K

"generate a carry from bits I thru K if it is generated in the high-order (J+1,K) part of the block or if it is generated in the low-order (I,J) part of the block and then propagated thru the high part"



Hierarchical building block

8-bit CLA (P/G generation)



6.111 Fall 2004

8-bit CLA (carry generation)



8-bit CLA (complete)



Unsigned Multiplication



Multiplying N-bit number by M-bit number gives (N+M)-bit result

Easy part: forming partial products (just an AND gate since B_I is either 0 or 1) Hard part: adding M N-bit partial products

Sequential Multiplier

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that processes a single partial product at a time and then cycle the circuit M times:



Done: (N+M)-bit result in P/B

Combinational Multiplier



2's Complement Multiplication

Step 1: two's complement operands so high order bit is -2^{N-1} . Must sign extend partial products and subtract the last one

				•	X3 * Y3	X2 Y2	X1 Y1	X0 Y0
+ + -	X3Y0 X3Y1 X3Y2 X3Y3	X3Y0 X3Y1 X3Y2 X3Y3	X3Y0 X3Y1 X3Y2 X2Y3	X3Y0 X3Y1 X2Y2 X1Y3	<mark>X3Y0</mark> X2Y1 X1Y2 X0Y3	X2Y0 X1Y1 X0Y2	X1Y0 X0Y1	X0Y0
	 Z7	 Z6	 Z5	 Z4	 Z3	 Z2	 Z1	 Z0

Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction in add of (complement + 1).



Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

				X3Y0	X2Y0	X1Y0	X0Y0
+			X3Y1	X2Y1	X1Y1	X0Y1	
+		X2Y2	X1Y2	X0Y2			
+	X3Y3	<u>x2</u> y3	<u>x1</u> y3	<u>x0y3</u>			
+				1			
-	1	1	1	1			

Step 4: finish computing the constants...

					<u>X3Y</u> 0	X2Y0	X1Y0	XOYO
+				<u>x3</u> 1	X2Y1	X1Y1	X0Y1	
+			<u>x2y</u> 2	X1Y2	X0Y2			
+		X3Y3	<u>x2</u> ¥3	<u>x1</u> y3	<u>x0</u> y3			
+	1			1				

Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

2's Complement Multiplication



Carry-Save Adder (CSA)



Latency Improvements



Rewire so that first two adders work in parallel. Feed results into third and fourth adders which also work in parallel, etc.



Even and odd streams pass through half the adders so even/odd design runs at almost twice the speed of simple implementation.

More Latency Improvements



Higher-radix multiplication

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would halve the number of columns and halve the latency of the multiplier!



Booth recoding



Behavioral Transformations

 There are a large number of implementations of the same functionality

 These implementations present a different point in the area-time-power design space

 Behavioral transformations allow exploring the design space a high-level

Optimization metrics:

- 1. Area of the design
- 2. Throughput or sample time T_s
- 3. Latency: clock cycles between the input and associated output change
- 4. Power consumption
- 5. Energy of executing a task



6. ...

Fixed-Coefficient Multiplication



Transform: Canonical Signed Digits (CSD)

Canonical signed digit representation is used to increase the number of zeros. It uses digits {-1, 0, 1} instead of only {0, 1}.



Algebraic Transformations



Transforms for Efficient Resource Utilization



Retiming: A very useful transform

Retiming is the action of moving delay around in the systems Delays have to be moved from ALL inputs to ALL outputs or vice versa



Cutset retiming: A cutset intersects the edges, such that this would result in two disjoint partitions of these edges being cut. To retime, delays are moved from the ingoing to the outgoing edges or vice versa.





Retiming Synchronous Circuitry Charles E. Leiserson and James B. Saxe

Benefits of retiming:

• Reduce total number of registers



<u>Note:</u> here we use a first cut analysis that assumes the delay of a chain of operators is the sum of their individual delays. This is not accurate.

Pipelining = Adding Registers + Retiming



The Power of Transforms: Lookahead

