D-Register Timing - I



t_{HOLD}: hold time

guarantee master is closed and data is stable before allowing D to change

D-Register Timing - II





$$t_1 = t_{CD,reg1} + t_{CD,1} > t_{HOLD,reg2}$$

$$t_2 = t_{PD,reg1} + t_{PD,1} < t_{CLK} - t_{SETUP,reg2}$$

Questions for register-based designs:

- how much time for useful work (i.e. for combinational logic delay)?
- does it help to guarantee a minimum t_{CD}? How about designing registers so that t_{CD,reg} > t_{HOLD,reg}?
 - what happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew")?

Sequential Circuit Timing



Questions:

- Constraints on T_{CD} for the logic? > 1 ns
- Minimum clock period?
- Setup, Hold times for Inputs?
- > 10 ns $(T_{PD,R}+T_{PD,L}+T_{S,R})$

$$T_{s} = T_{PD,L} + T_{s,R}$$
$$T_{H} = T_{H,R} - T_{CD,L}$$

The Sequential always Block

 Edge-triggered circuits are described using a sequential always block

Combinational

Sequential

endmodule



endmodule



Importance of the Sensitivity List

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthesis!

D Flip-flop with synchronous clear	D Flip-flop with asynchronous clear					
<pre>module dff_sync_clear(d, clearb, clock, q); input d, clearb, clock; output q; reg q;</pre>	<pre>module dff_async_clear(d, clearb, clock, q); input d, clearb, clock; output q; reg q;</pre>					
always @ (posedge clock)	always @ (negedge clearb or posedge clock)					
<pre>begin if (!clearb) q <= 1'b0; else q <= d; end endmodule</pre>	<pre>begin if (!clearb) q <= 1'b0; else q <= d; end endmodule</pre>					
always block entered only at	always block entered immediately					

always block entered only at each positive clock edge always block entered immediately when (active-low) clearb is asserted

Note: The following is **incorrect** syntax: always @ (clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

Assign any signal or variable from <u>only one</u> always block, Be wary of race conditions: always blocks execute in parallel

Simulation

DFF with Synchronous Clear



DFF with Asynchronous Clear

•	MAX+plus II - c:\documents and settings\anantha\my documents\6.111\verilog\lecture5\dff_async_clear - [dff_async_clear.scf - Waveform Editor]										
-	🕉 MAX+plus II File Edit View Node Assign Utilities Options Window Help 💶 🗗 🗙										
D	D 😅 🖬 🖴 😒 🕺 🛆 🗛 🖉 🎜 🚨 🤉 🖬 🛱 🖨 🕿 🕱 🕮 🛱 🙀 👯 🕅										
A	Ref. 400.0ns Time: 352.1ns Interval: -47.9ns										
A	-	2020-02 OF		12 2 2 2 4 2 7 7 7	400.0ns		0202000	214 2 10 10 10 10	0000077	12 2 2 3 2 7 7 7	
Æ	Name:	Value:	200.0ns	300.0ns	400 Uns	500.0ns	600.0ns	/UU.Uns	800.0ns	900.Uns	1.L
	📂 clock	ToT									
	d 🚽	1									
	💼 clearb	0				×					
Đ,		1				$/ \times$					
Q											
Ē,	<	13 S.				<u>َ</u> ر	iear napp	ens on fa	lling eage	e of clearl	

Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate

```
always @ (a or b or c)
begin
x = a | b; 1. Evaluate a | b, assign result to x
y = a ^ b ^ c; 2. Evaluate a^b^c, assign result to y
z = b & ~c; 3. Evaluate b&(~c), assign result to z
end
```

• Nonblocking assignment: all assignments deferred until all righthand sides have been evaluated (end of simulation timestep)

```
always @ (a or b or c)
begin

x <= a | b; 1. Evaluate a | b but defer assignment of x
y <= a ^ b ^ c; 2. Evaluate a^b^c but defer assignment of y
z <= b & ~c; 3. Evaluate b&(~c) but defer assignment of z
end</pre>
```

 Sometimes, as above, both produce the same result. Sometimes, not!

Assignment Styles for Sequential Logic



 Will nonblocking and blocking assignments both produce the desired result?

```
module nonblocking(in, clk, out);
                                         module blocking(in, clk, out);
                                            input in, clk;
  input in, clk;
  output out;
                                            output out;
  reg q1, q2, out;
                                            reg q1, q2, out;
  always @ (posedge clk)
                                            always @ (posedge clk)
  begin
                                            begin
    q1 <= in;
                                              q1 = in;
    q_2 <= q_1;
                                              q^2 = q^1;
    out <= q_2;
                                              out = q_2;
  end
                                            end
endmodule
                                          endmodule
```

Use Nonblocking for Sequential Logic

```
always @ (posedge clk)
begin
  q1 <= in;
  q2 <= q1;
  out <= q2;
end</pre>
```

"At each rising clock edge, q1, q2, and *out* simultaneously receive the old values of *in*, q1, and q2."

"At each rising clock edge, q1 = in. After that, q2 = q1 = in. After that, out = q2 = q1 = in. Therefore out = in."



- Blocking assignments do not reflect the intrinsic behavior of multi-stage sequential logic
- Guideline: use nonblocking assignments for sequential always blocks

Simulation

Non-blocking Simulation

•	MAX+plus II - c:\documents and settings\anantha\my documents\6.111\verilog\lecture5\nonblocking - [nonblocking.scf - Waveform Editor]									
-	📸 MAX+plus II File Edit View Node Assign Utilities Options Window Help									- 8 ×
D	🖻 🖪 é	3 X B B *)	* 🍐 🖻 🗟 🖻 🎜 👔	R 🔉 🛯 🗖 📾 🐔	🏽 🖀 🖀 🐘 🛤	a.				
R	Ref:	900.0ns 💽	• Time: 304.5ns	Interval: -593.4ns						>
Α		222 1	100.0	200.0	200.0	400.0	500 Dee	C00 0	700 0	000.0++
÷	Name:	Value:	100.0ns	200.0ns	300.Uns	400.0ns	500.0ns	600.0ns	700.0ns	800.0ns
	clk	T 1 [
	in 📄	0								
	- @ q1	Ö								
•	q2						12			
Q										
E	L out	0								
0										
1	-									*
×	<	1 ⁰								>
3										

Blocking Simulation

()	MAX+plus II - c:\documents and settings\anantha\my documents\6.111\verilog\lecture5\blocking - [blocking.scf - Waveform Editor]											
1	MAX+plus II File Edit View Node Assign Utilities Options Window Help 💷 🗗 🗙											
D	🗲 🖬 🚭 🕅		🔺 🗟 🗟 🛆 🖉 🕹 🛣			開閉の						
A	Ref: 100.0ns	+ +	Time: 455.2ns	Interval: 355.	2ns							~
A ⊛	Name:	_Value: ↓	100,0ns	200.0ns	300.0ns	400.0ns	500.0ns	600.0ns	700.0ns	800.0ns	900.0ns	
. Contentioned	📂 clk							2 				
	in 💴	1	·									
	– @ q1	0										
€ 0	- @ q2											
E	- 💿 out	0										
												~
2000												2

Use Blocking for Combinational Logic

Blocking Behavior	abcxy
(Given) Initial Condition	11011
a changes; always block triggered	01011
x = a & b;	01001
y = x c;	01000



```
module blocking(a,b,c,x,y);
input a,b,c;
output x,y;
reg x,y;
always @ (a or b or c)
begin
    x = a & b;
    y = x | c;
end
```

endmodule

Nonblocking Behavior		аbс ху	Deferred	<pre>module nonblocking(a,b,c,x,y);</pre>			
	(Given) Initial Condition	11011		input a,b,c; output x,y;			
	a changes; always block triggered	<mark>0</mark> 1011		reg x,y; always @ (a or b or c)			
	x <= a & b;	01011	x<=0	begin x <= a & b:			
	y <= x c;	01011	x<=0, y<=1	$y \leq x \mid c;$			
	Assignment completion	01001		endmodule			

- Nonblocking and blocking assignments will synthesize correctly. Will both styles simulate correctly?
- Nonblocking assignments do not reflect the intrinsic behavior of multi-stage combinational logic
- While nonblocking assignments can be hacked to simulate correctly (expand the sensitivity list), it's not elegant
- Guideline: use blocking assignments for combinational always blocks

Implementation for on/off button



```
module onoff(button,light);
input button;
output light;
reg light;
always @ (posedge button)
begin
light <= ~light;
end
BUTTON → Q
endmodule
```

Single-clock Synchronous Circuits



We'll use Flip Flops and *Registers* – groups of FFs sharing a clock input – in a highly constrained way to build digital systems:

Single-clock Synchronous Discipline

- No combinational cycles
- Single clock signal shared among all clocked devices
- Only care about value of combinational circuits just before rising edge of clock
- Period greater than every combinational delay
- Change saved state after noiseinducing logic transitions have stopped!

Clocked circuit for on/off button



Asynchronous Inputs in Sequential Systems

What about external signals?



When an asynchronous signal causes a setup/hold violation...



Asynchronous Inputs in Sequential Systems

All of them can be, if more than one happens simultaneously within the same circuit.

Idea: ensure that external signals directly feed exactly one flip-flop





This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?

Handling Metastability

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize



How many registers are necessary?

- Depends on many design parameters(clock speed, device speeds, ...)
- In 6.111, a pair of synchronization registers is sufficient

Finite State Machines

- Finite State Machines (FSMs) are a useful abstraction for sequential circuits with centralized "states" of operation
- At each clock edge, combinational logic computes outputs and next state as a function of inputs and present state



Two Types of FSMs

Moore and Mealy FSMs are distinguished by their output generation



Mealy FSM:



On/off button done right!

- A level-to-pulse converter produces a single-cycle pulse each time its input goes high.
- In other words, it's a synchronous rising-edge detector.
- Sample uses:
 - Buttons and switches pressed by humans for arbitrary periods of time
 - Single-cycle enable signals for counters





State Transition Diagrams

• Block diagram of desired system:



 State transition diagram is a useful FSM representation and design aid



Logic Derivation for a Moore FSM

Transition diagram is readily converted to a state transition table (just a truth table)



Curren t State		Curren In Next t State State			
S ₁	S ₀	L	S ₁ +	S ₀ ⁺	Р
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	1
1	1	0	0	0	0
1	1	1	1	1	0

• Combinational logic may be derived using Karnaugh maps



Moore Level-to-Pulse Converter



Moore FSM circuit implementation of level-to-pulse converter:



Design of a Mealy Level-to-Pulse



 Since outputs are determined by state and inputs, Mealy FSMs may need fewer states than Moore FSM implementations



Mealy Level-to-Pulse Converter



Pres. State	In	Next State	Out
S	L	S⁺	Р
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	0

Mealy FSM circuit implementation of level-to-pulse



- FSM's state simply remembers the previous value of L
- Circuit benefits from the Mealy FSM's implicit singlecycle assertion of outputs during state transitions

Moore/Mealy Trade-Offs

- Remember that the difference is in the output:
 - Moore outputs are based on state only
 - Mealy outputs are based on state and input
 - Therefore, Mealy outputs generally occur one cycle earlier than a Moore:



- Compared to a Moore FSM, a Mealy FSM might...
 - Be more difficult to conceptualize and design
 - Have fewer states

•

FSM Timing Requirements

 Timing requirements for FSM are identical to any generic sequential system with feedback



Lecture 6, Slide 27

Summary

- Use blocking assignments for combinational always blocks
- Use non-blocking assignments for sequential always blocks
- Synchronous design methodology usually used in digital circuits
 - Single global clocks to all sequential elements
 - Sequential elements almost always of edgetriggered flavor (design with latches can be tricky)