## Experiment \#2: Digital Encoding



100 coin flips $\rightarrow$ one transmission for each flip

## Experiment \#3: Manchester Encoding



## Example device: A Buffer





Voltage Transfer Characteristic (VTC):
Plot of $V_{\text {out }}$ vs. $V_{\text {in }}$ where each measurement is taken after any transients have died out.

Note: VTC does not tell you anything about how fast a device is-it measures static behavior not dynamic behavior

Static Discipline requires that we avoid the shaded regions aka "forbidden zones"), which correspond to valid inputs but invalid outputs. Net result: combinational devices must have GAIN > 1 and be NONLINEAR.

## Due to unavoidable delays...

Propagation delay ( $\dagger_{\text {PD }}$ ):
An UPPER BOUND on the delay from valid inputs to valid outputs.


GOAL:

> minimize propagation delay!

ISSUE:
keep Capacitances low and transistors fast
time constant
. $=R_{P D} \cdot C_{L}$
. $=R_{P U} \cdot C_{L}$

## Contamination Delay

an optional, additional timing spec
INVALID inputs take time to propagate, too...


Do we really need $t_{C D}$ ?

Usually not... it'll be important when we design circuits with registers (coming soon!)

If $t_{C D}$ is not specified, safe to assume it's 0 .
CONTAMINATION DELAY, $\dagger_{C D}$
A LOWER BOUND on the delay from any invalid input to an invalid output

## The Combinational Contract

$$
\begin{array}{llll}
A-\infty-B & A & B & t_{P D} \text { propagation delay } \\
& 0 & 1 & \dagger_{C D} \text { contamination delay } \\
\mathbf{1} & 0 &
\end{array}
$$



1. No Promises during
2. Default (conservative) spec: $\dagger_{C D}=0$

## Example: Timing Analysis

## If NAND gates have a $t_{P D}=4 n S$ and $t_{C D}=1 n S$

$\dagger_{C D}$ is the minimum
cumulative contamination delay over all paths from inputs to outputs

$$
\begin{aligned}
& t_{P D}=12 \mathrm{~ns} \\
& t_{C D}=2
\end{aligned}
$$

## The "perfect" logic family

- Good noise margins (want a "step" VTC)
- Implement useful selection of (binary) logic
- INVERTER, NAND, NOR with modest fan-in (4? Inputs)
- More complex logic in a single step? (minimize delay)
- Small physical size
- Shorter signal transmission distances (faster)
- Cost proportional to size (cheaper)
- Inexpensive to manufacture
- "print" technology (lithographic masks, deposition, etching)
- Large-scale integration
- Minimal power consumption
- Portable
- Massive processing without meltdown


## Transitor-transitor Logic (TTL)

NPN BJT

$$
I_{C E}=\beta I_{B E}
$$


TTL



TTL w/ totem pole outputs

("on" threshold = 2 diode drops)

## TTL Signaling

- Typical TTL signaling spec
$-I_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA} \quad\left(\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.7 \mathrm{~V}, \mathrm{~V}_{c c}=5 \mathrm{~V}\right)$
$-I_{I L}=-1.6 \mathrm{~mA}, I_{I H}=0.04 \mathrm{~mA} \quad\left(V_{I L}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}\right)$
- Switching threshold $=1.3 \mathrm{~V}$
- Each input requires current flow ( $I_{I L}, I_{I H}$ ) and each output can only source/sink a certain amount of current $\left(I_{\text {OL }}, I_{O H}\right)$, so

Max number of inputs that can be driven by a single output is $\min \left(-I_{\text {IL }} / I_{\mathrm{OL},}-I_{\mathrm{IH}} / I_{\mathrm{OH}}\right) \approx 10$.

- Current-based logic $\rightarrow$ power dissipation even in steady state.


## Complementary MOS Logic



MOSFET:

$$
I_{D S}=f\left(V_{G S}, V_{D S}\right)
$$




## CMOS Inverter VTC




When both fets are saturated, small changes in $V_{\text {in }}$ produce large changes in $V_{\text {out }}$

## CMOS Signaling

- Typical CMOS signaling specifications:
$-V_{O L} \approx 0, V_{O H} \approx V_{D D}$ ( $V_{D D}$ is the power supply voltage)
- $V_{I L} \approx$ just under $V_{D D} / 2, V_{I H} \approx j u s t$ over $V_{D D} / 2$
- Great noise margins! ~VDD
- Inputs electrically isolated from outputs:
- An output can drive many, many inputs without violating signaling spec (but transitions will get slower)
- In the steady state, signals are either "0" or "1"
- When $V_{O U T}=O V, I_{P D}=0$ (and $I_{P U}=0$ since pullup is off)
- When $V_{\text {OUT }}=V_{D D}, I_{P U}=0$ (and $I_{P D}=0$ since pulldown is off)
- No power dissipated in steady state!
- Power dissipated only when signals change (ie, power proportional to operating frequency).


## Multiple interconnect layers

IBM photomicrograph ( $\mathrm{SiO}_{2}$ has been removed!)


## Big Issue 1: Wires



- Today (i.e., 100nm):
$\tau_{\mathrm{RC}} \approx 50 \mathrm{ps} / \mathrm{mm}$
Implies > 1 ns to traverse a $20 \mathrm{~mm} \times 20 \mathrm{~mm}$ chip This is a long time in a 2 GHz processor


## Big Issue 2: Power



- Energy dissipated $=C V_{D D^{2}}$ per gate Power consumed $=f n C V_{D D}{ }^{2}$ per chip
where
$f=$ frequency of charge/discharge
$n=$ number of gates /chip


## Unfortunately...



32 Amps (@220v)

- Modern chips (UltraSparc III, Power4, Itanium 2) dissipate from 80W to 150W with a Vdd $\approx 1.2 \mathrm{~V}$ (Power supply current is $\approx 100$ Amps)
- Cooling challenge is like making the filament of a 100W incandescent lamp cool to the touch!
- Worse yet...

MIT Computation Center and Pizzeria

I've got the solution!


- Little room left to reduce Vdd
- nC and $f$ continue to grow Hey: could we somehow recycle



## CMOS Gate Recipe: Think Switches


pullup: make this connection when $V_{\text {IN }}$ near $O$ so that $V_{O U T}=V_{D D}$
$V_{\text {OUT }}$
pulldown: make this
One power supply $\rightarrow$ Two voltages (VD, GND) $\rightarrow$ Binary signaling
connection shen $V_{\text {IN }}$ near $V_{D D}$ so that $V_{O U T}=O$


## Beyond Inverters: Complementary pullups and pulldowns



We want complementary pullup and pulldown logic, i.e., the pulldown should be "on" when the pullup is "off" and vice versa.

| pullup | pulldown | $F\left(A_{1}, \ldots, A n\right)$ |
| :---: | :---: | :--- |
| on | off | driven "1" |
| off | on | driven " 0 " |
| on | on | driven " $X$ " |
| off | off | no connection |

Since there's plenty of capacitance on the output node, when the output becomes disconnected it "remembers" its previous voltage at least for a while. The "memory" is the load capacitor's charge. Leakage currents will cause eventual decay of the charge (that's why DRAMs need to be refreshed!).

## CMOS complements

Thanks. It runs in the family...

conducts when $V_{G S}$ is high conducts when $V_{G S}$ is low

conducts when $A$ is high conducts when $A$ is low and $B$ is high: $A \cdot B$ or $B$ is low: $\bar{A}+\bar{B}=\overline{A \cdot B}$

conducts when $A$ is high or $B$ is high: $A+B$
conducts when $A$ is low and $B$ is low: $\bar{A} \cdot \bar{B}=\overline{A+B}$

## A pop quiz!



What function does this gate compute?


## Here's another...



## General CMOS gate recipe

Step 1. Figure out pulldown network that does what you want, e.g., $F=A^{*}(B+C)$ (What combination of inputs generates a low output)


Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets


So, whats the big

Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fullycomplementary CMOS gate.

deal?


## Basic Gate Repertoire

Are we sure we have all the gates we need?
Just how many two-input gates are there?

| AND |  | OR |  | NAND |  | NOR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A B$ | $y$ | AB | $y$ | AB | y | AB | Y |
| 00 | 0 | 00 | 0 | 00 | 1 | 00 | 1 |
| 01 | 0 | 01 | 1 | 01 | 1 | 01 | 0 |
| 10 | 0 | 10 | 1 | 10 | 1 | 10 | 0 |
| 11 | 1 | 11 | 1 | 11 | 0 | 11 | 0 |



Hmmmm... all of these have 2-inputs (no surprise)
... each with 4 combinations, giving $2^{2}$ output cases
How many ways are there of assigning 4 outputs? $\underline{2}^{2^{2}}=2^{4}=16$

## There are only so many gates

There are only 16 possible 2-input gates
... some we know already, others are just silly

| I N |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | How many of these gates can be |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P | Z |  |  |  |  |  |  |  |  | $X$ | N |  | N |  | N |  | implemented using a single |
| U | E | A | A |  | B |  | $x$ |  | N | N | 0 | A | 0 | B | A | 0 | CMOS gate? |
| T | R | $N$ | > |  | > |  | 0 | 0 | 0 | 0 | T | < | T | < | N | N |  |
| AB | 0 | D | B | A | A | B | R | R | R | R | 'B' | B | ' ${ }^{\text {a }}$ | A | D | E |  |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  |
| 11 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |

CMOS gates are inverting; we can always respond positively to positive transitions by cascaded gates. But suppose our logic yielded cheap positive functions, while inverters were expensive...

Fortunately, we can get by with a few basic gates...
AND, OR, and NOT are sufficient... (cf Boolean Expressions):


How many different gates do we really need?

## One will do!

NANDs and NORs are universal:



Ah!, but what if we want more than 2 inputs?

## I think that I shall never see

a circuit lovely as...

$N$-input TREE has $O(\underline{\log N})$ levels...
Signal propagation takes $O(\underline{\log N})$ gate delays.
Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?

## Here's a Design Approach

1) Write out our functional spec as

Truth Table

| $C$ | $B$ | $A$ | $Y$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

-it's systematic!
-it works!
-it's easy!
-are we done yet???
3) Wire up the gates, call it a day, and declare success!

This approach will always give us Boolean expressions in a particular form:

SUM-OF-PRODUCTS

## Straightforward Synthesis

We can implement

## SUM-OF-PRODUCTS

with just three levels of logic.

INVERTERS/AND/OR


Propagation delay --
No more than "3" gate delays
(well, it's actually $O(\log N)$ gate delays)

